1 |
S. M. Joshi, P. K. Dubey and M. A. Kaplan, 'A New Parallel Algorithm for CRC Generation,' IEEE International Conference on Communications, Vol. 3, PP. 18-22, Jun. 2000
|
2 |
Cypress Semiconductor Corporation, 'Parallel Cyclic Redundancy Check (CRC) for HOTLINKTM,' Application note, Mar. 1999
|
3 |
http://www-cad.eecs.berkeley.edu/Soft ware/software.html
|
4 |
R. N. Williams, 'A Painless Guide to CRC Enror Detection Algorithms,' http://www.ross.net/crc, version 3, 19 Aug. 1993
|
5 |
T.-B. Pei and C. Zukowski, 'High-Speed Parallel CRC Circuits in VLSI,' IEEE Trans.Commun., Vol. 40, no. 4, pp. 653-657, 1992
|
6 |
G. Campobello, G. Patane and M. Russo, 'Parallel CRC Realization,' IEEE transactions on Computers, Vol. 52, pp. 63-71, Oct. 2003
|
7 |
M. D. Shieh et al., 'A Systemic Approach for Parallel CRC Computations,' J. Information Science and Eng., May 2001
|
8 |
G. D. Micheli, Sznthesis and Optimi ation of Digital Circuits. McGRAW-HILL INTERNATIONAL EDITIONS, 1994
|
9 |
R. F. Hobson and K. L. Cheng, 'A High-Performance CMOS 32-Bit Parallel CRC Engine,' IEEE Journal of Sotid-State Circuits, Vol. 34, No. 2, pp. 233-235, Feb.1999
DOI
ScienceOn
|
10 |
M. Spachmann, 'Automatic Generation of Parallel CRC Circuits,'IEEE Design and Test of Computers, Vol. 18, pp. 108-114, May. 2001
DOI
ScienceOn
|