Browse > Article

Design and Simulation of Interconnection Network Based on Topological Combination  

장창수 (여수대학교 컴퓨터공학과)
최창훈 (상주대학교 소프트웨어공학과)
Abstract
In this paper, we propose a new class of MIN(Multistage Interconnection Network) called Combine MIN which combines static network topology and apimic network topology. Combine U provides multiple paths at a hardware cost lower than that of MIN with unique path property. Combine MIN can be constructed suitable for localized communication by providing the shortcut path and multiple paths inside the processor-memory cluster which has frequent data communications. According to the results of analysis and simulation for performance evaluation, Combine MIN shows higher performance than MINs of the same network size in the highly localized communication Therefore, Combine MIN can be used as an attractive interconnection network for parallel applications with a localized communication pattern in shared-memory multiprocessor systems.
Keywords
Citations & Related Records
연도 인용수 순위
  • Reference
1 /
[ M.Dubois;S.S.Thakkar ] / Cache and Interconnect Architectures in Multiprocessors
2 Metacube: A New Interconnection Network for Large Scale Parallel System /
[ Y.Li;S.Peng;W.Chu ] / Proc. of the Seventh Asia-Pacific Conference on Computer Architecture
3 /
[ K.Hwang;F.A.Briggs ] / Computer Architecture and Parallel Processing
4 /
[] / SES/workbench (Rel. 3.0)
5 /
[ N.Suzuki ] / Shared Memory Multiprocessing
6 /
[ H.J.Siegel ] / Interconnection Networks for Large-scale Parallel Processing
7 /
[ D.K.Pradhan ] / Fault-Tolerant Computer System Design
8 Partitioning Techniques for Large-Grained Parallelism /
[ R.Agrawal;H.V.Jagadish ] / IEEE Trans. Compt.
9 D-ARM : A New Proposal for Multi-dimensional Interconnection Network /
[ L.L.Ling;A.Fiho ] / ACM SIG COMM.
10 Using Cache Memory to Reduce Processor-Memory Traffic /
[ J.R.Goodman ] / Proc. 10th Symp., Computer Arch.
11 The Multi-Level Communication:Efficient Roting for Interconnection Networks /
[ H.B.Hadin ] / The Journal of Supercomputing
12 /
[ K.Hwang ] / Advanced Computer Architecture: Parallelism Scalability Programmability
13 A Communication Model for Optimizing Hierarchical Multiprocessor System /
[ S.G.Abraham;E.S.Davidson ] / Proc. Int'l Conf on Parallel Processing
14 Performance of Multiprocessor Interconnection Networks /
[ L.N.Bhuyan;D.P.Agrawal ] / IEEE Compt.
15 /
[ A.L.Decegama ] / The Technology of Parallel Processing : Parallel Processing Architectures and VLSI hardware
16 Multistage Interconnection Networks for Multiprocessor Systems /
[ S.C.Kothari ] / Advances in Compt.
17 A Survey and Comparison of Fault Tolerant Multistage Interconnection Network /
[ G.B.Adams Ⅲ;D.P.Agrawal;H.J.Siegel ] / IEEE, Compt.
18 /
[ D.A.Patterson;J.L.Hennessy ] / Computer Architecture A Quantitative Approach
19 CPMBIC: An improved Cluster-based interconnection network /
[ H.Wand ] / Int'l Journal of Computer Applications in Technology