Browse > Article

TCP Engine Design for TCP/IP Hardware Accelerator  

이보미 (이화여자대학교 정보통신학과)
정여진 (이화여자대학교 정보통신학)
임혜숙 (이화여자대학교 정보통신학과)
Abstract
Transport Control Protocol (TCP) has been implemented in software running on CPU in end systems, and the protocol processing has appeared as a new bottleneck due to advanced link technology. TCP processing is a critical issue in Storage Area Network (SAN) such as iSCSL, and the overall performance of the Storage Area Network heavily depends on speed of TCP processing. TCP Engine implemented in hardware reduces the load of CPU in end systems as well as accelerates the protocol processing, and hence high speed data processing is achieved. In this paper, we have proposed a hardware engine for TCP processing. TCP engine consists of three major block, TCP Connection block Rx TCP block and Tx TCP block TCP Connection block is responsible for managing TCP connection states. Rx TCP block is responsible for receive flow which receives packets from network and sends to CPU. Rx TCP performs header and data processing and sends header information to TCP connection block and Tx TCP block It also assembles out-of-ordered data to in-ordered before it transfers data to CPU. Tx TCP block is responsible for transmit flow which transfers data from CPU to network. Tx TCP performs retransmission for reliable data transfer and management of transmit window and sequence number. Various test-cases are used to verify the TCP functions. The TCP Engine is synthesized using 0.18 micron technology and results in 51K gates not including buffers for temporal data storage.
Keywords
TCP/IP; Hardware Accelerator; TCP Connection Management; Sequence number Management; Reliable Transfer;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Introduction to YCP/IP Offload Engine (TOE) /
[ 10GEA ] / 10 Gigabit Ethernet Alliance
2 /
[ James F.Kurose;Keith W.Ross ] / Computer Networking : A Top-Down Approach Featuring the Internet
3 /
[ rfc793 ] / Transmission Control Protocol
4 Introduction to iSCSI /
[ 10GEA ] / 10 Gigabit Ethernet Alliance
5 고속통신을 위한 TCP/IP 프로토콜의 하드웨어 설계 및 구현 /
[ 진교홍;이정태 ] / 한국정보과학회지