Browse > Article

A Study on Automatic Interface Generation for Communication between AMBA Bus and IPs  

서형선 (서강대학교 전자공학과)
이서훈 (서강대학교 전자공학)
황선영 (서강대학교 전자공학과)
Publication Information
The Journal of Korean Institute of Communications and Information Sciences / v.29, no.4A, 2004 , pp. 390-398 More about this Journal
Abstract
This paper describes a study on the automatic generation system of the interface for communication among AMBA bus and IPs with different protocols. Employing an extended STG, the proposed system generates the interface modules required for the communication among IPs with different protocols. For an example system, the interface module for communication between AMBA AHB bus and a video decoder has been generated and verified in its functionality. The area and latency have been compared with the manually designed interface. For burst-mode communication, the generated interface module shows the comparable performance with the manually designed module. For single-mode communication, the generated interface module shows a slightly worse performance than the manually designed module. However, the increased area is negligible considering the size of the IP.
Keywords
AMBA; SoC; Interface;
Citations & Related Records
연도 인용수 순위
  • Reference
1 /
[] / AMBATM Specification(AHB) (Rev 2.0)
2 High Level Synthesis of Synchronous Parallel Controllers /
[ K.Bilinski;E.Dagless ] / Proc. Application and Theory Petri Net
3 /
[ Semiconductor Industry Association ] / National Technology Roadmap for Semiconductor
4 ASSASSIN : A Synthesis System for Asynchronous Control Circuits /
[ C.Ykman-Couvreur;B.Lin;H.De.Man ] / IMEC Release Documentation
5 A Communication Petri Net Model for the Design of concurrent Asynchronous Modules /
[ G. De Jong;B.Lin ] / Proc. Design Automation Conference
6 Automatic Synthesis of Interface between Incompatible Protocols /
[ R.Passersome;J.Rowson;A.Sangiovanni-Vincentelli ] / Proc. Design Automation Conference
7 Models and Methods for HW/SW Intellectual Property Interfacing /
[ R.Ortega;L.Lavagno;G.Borriello ] / Proc. System Synthesis
8 Graph Based Communication Analysis for Hardware/Software Codesign /
[ P.Knudsen;J.Madsen ] / Proc. Workshop on Hardware/Software Codesign
9 /
[] / CS6651 MPEG-2 Video Decoder for FPGA Datasheet
10 A Generalized signal Transition Graph Model for Specification /
[ P.Vanbergen;Ch. Ykman-Couvreur;B.Lin;H. De Man ] / Proc. European Design and Test Conference
11 Automatic Synthesis and Optimization of Partially Specified Asynchronous System /
[ J.Cortadella;M.Kishinevsky;L.Lavagno;A.Yakolev ] / Proc. Design Automation Conference
12 Synthesis of Concurrent System Interface Modules with Automatic Protocol conversion Generation /
[ B.Lin;S.Vercautem ] / Proc. IEEE International Conference on Computer-Aided Design
13 A Formal Technique for Hardware Interface Design /
[ A.Baganne;J.Philippe;E.Martin ] / Proc. IEEE International Symposium on Circuits and Systems