Browse > Article

Power-Aware Motion Estimation for Low-Power Multimedia Communication  

Lee, Seong-Soo (숭실대학교 정보통신전자공학부)
Abstract
In this paper, novel power-aware motion estimation is proposed for low-power multimedia communication. In the video compression, motion estimation dominates the total power consumption, where better performance usually requires more power consumption. Among several motion estimation algorithms with different performance and power, the proposed motion estimation adaptively selects the optimal algorithm during run-time, considering the trade-off between performance and power. The proposed motion estimation can be easily applied to various motion estimation algorithms with negligible computation or hardware overhead. According to simulation results, the proposed motion estimation reduces the power consumption to 1/15.7~1/5.6 without performance degradation, when compared to the conventional algorithms.
Keywords
Motion Estimation; Low-Power; Power-Aware; Dynamic Voltage Scaling;
Citations & Related Records
연도 인용수 순위
  • Reference
1 T.Sakurai and A.Newton, 'Alpha-power lawMOSFET model and its application toCMOS inverter delay and other formulas,'IEEE Joumal of Solid State Circuits, 25(2),pp. 584-594, Apr. 1990   DOI   ScienceOn
2 T.Ishihara and H.Yasuura, 'Voltagescheduling problem for dynamically variablevoltage processors,' Proc. IEEE InternationalSymposium on Low Power Electronics andDesign, pp. 197-202, 1998
3 F.Yao, A.Demers, and S.Shenker, 'Ascheduling model for reduced CPU energy,'Proc. IEEE Annual Foundations of ComputerScience, pp. 374-382, 1995
4 I.Hong, D.Kirovski, G.Qu, M.Potkonjak, andM.Srivastava, 'Power optimization ofvariable-voltage core-based systems,' IEEETransactions on Computer-Aided Design ofIntegrated Curciuts and Systems, 18(12) pp.1702-1714, Dec. 1999   DOI   ScienceOn
5 H.Jong, L.Chen, and T.Chiueh, 'Accuracyimprovement and cost reduction of 3-stepsearch block matching algorithm for videocoding,' IEEE Transactions on Circuits andSystems for Video Technoloey, 4(1) pp.88-90, Jan. 1994   DOI   ScienceOn
6 C.Liu and J.Layland, 'Scheduling algorithmsfor multiprogramming in a hard real-timeenvironment,' Journal of ACM, 20(1) pp.46-61, Jan. 1973   DOI
7 S.Lee and T.Sakurai, 'Run-time voltagehopping for low-power real-time systems,'Proc. Design Automation Conference, pp.806-809, 2000
8 A.Chandrakasan, S.Sheng, and R.Brodersen,'Low-power CMOS digital design,' IEEEJournal of Solid State Circuits, 27(4) pp.473-484, Apr. 1992   DOI   ScienceOn
9 ISO/IEC JTC1/SC29/WG11 14496-2, 'Codingof audio-visual objects: Visual,' Oct. 1998
10 J.Rabaey, 'Low-power silicon architecturesfor wireless communications,' Proc. Asia andSouth Pacific Design Automation Conference,pp. 379-380, 2000
11 S.Lim, Y.Bae, G.Jang, B.Rhee, S.Min,C.Park, H.Shin, K.Park, and C.Kim, 'Anaccurate worst case timing analysis for RISCprocessors,' Proc. IEEE Real-time SystemsSymposium, pp. 97-108, 1994
12 Y.Shin and K.Choi, 'Power conscious fixedpriority scheduling for hard real-timesystems,' Proc. Desien AutomationConference, pp. 134-139, 1999
13 T.Koga, K.Ilnuma, K.Hirano, Y.Iijima, andT.Ishiguro, 'Motion compensated interframecoding for video conferencing,' Proc.National Telecommunication Conference, pp.G.5.3.1-5.3.5, 1981
14 A.Chandrakasan and R.Brodersen, Low PowerDigital CMOS Design, Kluwer AcademicPublisheis, 1995