Browse > Article

Forward Viterbi Decoder applied LVQ Network  

Park Ji woong (광운대학교 제어계측공학과 서보제어 연구실)
Abstract
In IS-95 and IMT-2000 systems using variable code rates and constraint lengths, this paper limits code rate 1/2 and constraint length 3 and states the effective reduction of PM(Path Metric) and BM(Branch Metric) memories and arithmetic comparative calculations with appling PVSL(Prototype Vector Selecting Logic) and LVQ(Learning Vector Quantization) in neural network to simplify systems and to decode forwardly. Regardless of extension of constraint length, this paper presents the new Vierbi decoder and the appied algorithm because new structure and algorithm can apply to the existing Viterbi decoder using only uncomplicated application and verifies the rationality of the proposed Viterbi decoder through VHDL simulation and compares the performance between the proposed Viterbi decoder and the existing.
Keywords
LVQ(Learning Vector Quantization); PVSL(Prototype Vector Selecting Logic); 4-bit soft-decision;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Martin T. Hangan, Howard B. Demuth, Mark H. Beale, , PWS PUBLISHING COMPANY, pp. 14.16-14.21, 1999
2 Han, Y.S, Poning Chen, Hongbin Wn, 'A maximum-likelihood Soft- decision sequential decoding algor ithm for binary convolutional codes,' IEEE Transactions On Communications, vol. 50, No.2, pp. 173-178, 2002   DOI   ScienceOn
3 Boutillon, E, Gross, W. J, Gulak, P.G, 'VLSI architectures for the MAP algorithm,' IEEE Transactions On Communications, vol. 51, No. 2, pp. 175-185, 2003   DOI   ScienceOn
4 Anderson, J.B, Hladik, S.M, 'An optimal circular Viterbi decoder for the bounded distance criterion,' IEEE Transactions On Communications, vol. 50, No. 11, pp. 1736-1742, 2002   DOI   ScienceOn