Browse > Article

Hardware Implementation of Past Multi-resolution Motion Estimator for MPEG-4 AVC  

Lim Young-hun (광운대학교 전자통신공학과 실시간구조 연구실)
Jeong Yong-jin (광운대학교)
Publication Information
The Journal of Korean Institute of Communications and Information Sciences / v.29, no.11C, 2004 , pp. 1541-1550 More about this Journal
Abstract
In this paper, we propose an advanced hardware architecture for fast multi-resolution motion estimation of the video coding standard MPEG-1,2 and MPEG-4 AVC. We describe the algorithm and derive hardware architecture emphasizing the importance of area for low cost and fast operation by using the shared memory, the special ram architecture, the motion vector for 4 pixel x 4 pixel, the spiral search and so on. The proposed architecture has been verified by ARM-interfaced emulation board using Excalibur Altera FPGA and also by ASIC synthesis using Samsung 0.18 m CMOS cell library. The ASIC synthesis result shows that the proposed hardware can operate at 140 MHz, processing more than 1,100 QCIF video frames or 70 4CIF video frames per second. The hardware is going to be used as a core module when implementing a complete MPEG-4 AVC video encoder ASIC for real-time multimedia application.
Keywords
H.264; MPEG4 AVC; Inter Prediction; Motion Estimation; Motion Compensation;
Citations & Related Records
연도 인용수 순위
  • Reference
1 JVT H.264 Reference Software version 6.0, ftp://ftp.imtc-files.org/jvt-experts/, 2002
2 B. Song and J. Ra, 'A fast multi-resolution block matching algorithm for motion estimation', Signal Processing : Image Communication, vol.15, pp. 799-810, 2000
3 K. M. Yang, M. T. Sun, and L. Wu, 'A family of VLSI designs for the motion compensation block matching algorithm,' IEEE Trans. on Circuits & Systems, vol. 36, pp. 1317-1325, Oct. 1989   DOI   ScienceOn
4 H. Lee, K. Lim, B. Song and J. Ra, 'A Fast Multi-Resolution Block Matching Algorithm and its LSI Architecture for Low Bit-Rate Video Coding', , vol. 11, no.12, December 2001
5 L. De Vos and M. Stegherr, 'Parameterizable VLSI architectures for the full-search block-matching algorithm,' IEEE Trans. on Circuits & Systems, vol. 36, pp. 1309-1316, Oct. 1989   DOI   ScienceOn
6 J. Chalidabhongse and C. Kuo, 'Fast motion vector estimation using multi-resolution spatio temporal correlations', IEEE Trans. on Circuits & Systems Video Technology, vol. 7, no. 3, pp. 477-488, June 1997   DOI   ScienceOn