1 |
H.-L. Lou, 'Implementing the Viterbi algorithm: Fundamentals and real-time issues for processor designers,' IEEE signal processing mag., vol. 12, pp. 42-52. Sept. 1995
DOI
ScienceOn
|
2 |
Y.-N. Chang, H. Suzuki, and K. K. Parhi, 'A 2-Mb/s 256-state 10-mW rate-1/3 Viterbi decoder,' IEEE J. Solid-State Circuits, vol. 35, no. 6, Jun. 2000
|
3 |
H. A. Bustamante et al., 'Standford Telecom VLSI design of a convolutional decoder,' Proc. IEEE Conference on Military Communications, vol. 1, pp. 171-178, Boston, Massachusetts, Oct. 1989
|
4 |
S.-J. Jung, M.-W. Lee, and H.-J. Choi, 'A new survivor memory management method in Viterbi decoders,' Proc. IEEE GLOBECOM, pp. 126-130, 1996
|
5 |
Bernard Sklar, Digital communications: Fundamentals and applications, Prentice Hall, 1988
|
6 |
T. Kamada, Viterbi decoder and Viterbi decoding method, US Patent number US6041433A, Mar. 2000
|
7 |
C. M. Rader, 'Memory management in a Viterbi decoder' IEEE Trans. Commun, vol. 29, no. 9, Sep. 1981
|
8 |
정의석, 조용수, 'IEEE 802. 11a 고속 무선 LAN 모뎀 기술,' 한국통신학회지, vol. 16, no.10, pp.42-63, 1999
|
9 |
G. Feygin and P. G. Gulak, 'Architectural tradeoffs for survivor sequence memory management in Viterbi decoders,' IEEE Trans. Commun, vol. 41, no. 1, pp. 425-429, Mar. 1993
DOI
|