1 |
S. Cataldo, S. Chiusano, P. Prinetto, 'Optimal Hardware Pattem Generation for Functional BIST,' Design & Automation and Test in Europe, 27-30 March 2000
|
2 |
J.L. Peterson, Petri Net theory and the Modeline of Systems. Englewood Cliffs, NJ:Pnaitice-Ha11, 1981
|
3 |
A. Speck, 'Component-Based Control System,' Proceedings of the 7th IEEE International Conference and Workshop on the Engineering of Computer Based Systems, 2000
|
4 |
S. Stoica, 'Generating Functional Design Verification Tests,' IEEE Design & Test of Computer, Vo1.16, no.3, PP.53-63, July-September 1999
DOI
ScienceOn
|
5 |
M. Jacomet, R. Walti, L. Winzenried, J. Perez, M. Gysel. 'ProTset: A Low Cost Rapid Prototyping and Test System for ASICs and FPGAs,' Proceeding of the 1997 International Conference on Microelectronics Systems Education (MSE'97), 1997
|
6 |
T. Murata. Petri Nets: Properdes, analysis and applications, Proceedings of the IEEE, 77(4):541-580, April 1989
DOI
ScienceOn
|
7 |
S. Cataldo, S. Chiusano, P. Pnnetto, 'Optimal Hardware Pattem Generation for Functional BIST,' Design, Automation and Test in Europe, March 2000
|
8 |
P. Senac, P. de Saqui-Saimes, R. Willnch, 'Hierarchical Time Stream Petri Net: A Model for Hypennedia Systems,' Application and Theory of Petri Nets 1995, pp.451-470, June1995
|
9 |
M. Notomi and T. Murata, 'Hierarchical Reachibility Graph of Bounded Petri Nets for Concurrent Software Analysis,' IEEETransaction on Software Engineering, Vol.20, No.5, pp.325-336, 1994
DOI
ScienceOn
|