Browse > Article

The Implementation of Multi-Port UTOPIA Level2 Controller for Interworking ATM Interface Module and MPLS Interface Module  

김광옥 (한국전자통신연구원 네트워크연구소 네트워크핵심기술연구부)
최병철 (한국전자통신연구원 네트워크연구소 네트워크핵심기술연구부)
박완기 (한국전자통신연구원 네트워크연구소 네트워크핵심기술연구부)
Abstract
In the ACE2000 MPLS system, MPLS Interface Module(MIM) is composed of an ATM Interface Module and a HFMA performing a packet forwarding. In the MIM, the HFMA RSAR receive cells from the Physical layer and reassemble the cells. And the IP Lookup controller perform a packet forwarding after packet classification. Forwarded packet is segmented into cells in the HFMA TSAR and transfer to the ALMA for the transmission to an ATM cell switch. When the MIM make use of an ATM Interface Module, it directly connect the ALMA with a PHY layer using the UTOPIA Level2 interface. Then, an ALMA performs Master Mode. Also, the HFMA TSAR performs the Master Mode in the MIM. Therefore, the UTOPIA-L2 Controller of the Slave Mode require for interfacing between an ALMA and a HFHA TSAR. In this paper, we implement the architecture and cell control mechanism for the UTOPIA-L2 Controller supporting Multi-ports.
Keywords
Citations & Related Records
연도 인용수 순위
  • Reference
1 /
[ ATM Forum Technical Committee ] / UTOPIA Specification Level 2 Version 1.0
2 /
[ Maker Communication ] / MXT4400 Reference Manual Version 2.0
3 Dual-Port Block memory for Virtex, Virtex Ⅱ and Spartan V3.1 /
[ Xilinx Inc. ] / Product Specification
4 A High Speed IP Packet Forwarding Engine for Mult-Service Applications /
[ 최병철(외 2명) ] / AIC0001
5 MTM 정합모듈과 MPLS 포워딩엔진 연동을 위한 UTOPIA Controller 구현 /
[ 김광옥(외 5명) ] / 한국정보처리학회 추계학술대회
6 /
[ Maker Communication ] / MXT4400 Reference Design Schematic Data