Browse > Article

Reducing Power Consumption of a Scheduling Algorithm for Optimal Selection of Supply Voltage under the Time Constraint  

최지영 (제천기능대학 정보통신설비과)
김희석 (청주대학교 전자공학과)
Publication Information
The Journal of Korean Institute of Communications and Information Sciences / v.27, no.11C, 2002 , pp. 1132-1138 More about this Journal
Abstract
This paper proposes a reducing power consumption of a scheduling algorithm for optimal selection of supply voltage. In scheduling of reduction power consumption, we determine the control steps of operations to be executed by exploiting the possibility of using variable voltage levels to reduce power consumption. In the optimal selection of supply voltage binding, we minimize the main factor of the power consumption of the switching activity on the registers using a graph coloring technique. From a set of experiments using high-level benchmark examples, we show that the proposed algorithm prefer to use optimal selection supply voltages rather than uniformed single voltage is effective in reducing power consumption.
Keywords
Citations & Related Records
연도 인용수 순위
  • Reference
1 Estimation of Average Switching Activity in Combination and Sequential Circuits /
[ A.Ghosh ] / Proc. 29th DAC
2 Minimizing Power Consumption in Digital CMOS Circuits /
[ A.Chandrakasan;R.Brodersen ] / IEEE Proceedings   ScienceOn
3 Behavioral to Structural Translation in a Bit-Serial Silicon Compiler /
[ R.Hartley ] / IEEE Trans. CAD
4 Power-Profiler : Optimizing ASICs Power Consumption at the Behavioral Level /
[ R.Marin ] / Proc. 32nd DAC
5 Minimizing power consumption in digital CMOS circuit /
[ A.chandraksan;R.Brodersen ] / Proc. IEEE   ScienceOn
6 Behavioral synthesis for low power /
[ A.Raghnathan;N.K.Jha ] / Proc. IEEE design Automation conf.
7 Energy minimization using mutiple supply voltage /
[ J.M.Chang;M.Pedram ] / IEEE Trans. VLSI Sys.
8 Datapath scheduling with multipe supply voltages and level converters /
[ M.C.Johnson;K.Roy ] / ACM Trans. Design Automat. Electron. Syst.
9 High-level synthesis techiques for reducing the activity of functional unit /
[ E.Musoll;J.Cortadella ] / Proc. Int. Symp. Low Power Design
10 Low-Power CMOS Digital Design /
[ A.Chandrakasan(et al.) ] / J. Solid-State Circuits   ScienceOn
11 HYPER-LP: A System fo Power Minimization Using Architecture Transformation /
[ A.Chandarksan(et al.) ] / Proc. ICCAD
12 Optimizing power using transformations /
[ A. chandraksam;M;Potkonjak;R.Mehra;J.Rabaey;Brodersen ] / IEEE Trans. Computer Aided design   ScienceOn
13 Power Estimation of High-Level Synthesis /
[ P.Landman ] / Proc. European DAC
14 Register Allocation and Binding for Low Power /
[ J.Chang ] / Proc. 32nd DAC
15 Simultaneous scheduling binding for low power minimization during microarchitecture synthesis /
[ A.Dasgupta;R.Karri ] / Proc. Int. Symp. Low-Power Design
16 A Design Methodology for Behavioral Level Power Exploration : Implementation and Experiments /
[ H.Singh;D.D.Gajski ] / Technical Report 397-28, University of California;Irvine