3-D Simulation of Nanoscale SOI n-FinFET at a Gate Length of 8 nm Using ATLAS SILVACO |
Boukortt, Nour El Islam
(Department of Electrical Engineering, University of Mostaganem)
Hadri, Baghdad (Department of Electrical Engineering, University of Mostaganem) Caddemi, Alina (DICIEAMA Department, University of Messina) Crupi, Giovanni (DICIEAMA Department, University of Messina) Patane, Salvatore (Dipartimento di Fisica e Scienze della Terra, University of Messina) |
1 | P. Harpe, A. Baschirotto, and K. A. A. Makinwa, Advances in Analog (Springer, New York, 2014) p. 418. |
2 | C. Meinhardt, A. L. Zimpeck, and R. A. L. Reis, Microelectron. Reliab., 54, 2319 (2014). DOI ScienceOn |
3 | S. K. Mohapatra, K. P. Pradhan, and P. K. Sahu, Trans. Electr. Electron. Mater., 14, 291 (2013). DOI ScienceOn |
4 | S. K. Mohapatra, K. P. Pradhan, and P. K. Sahu, Int. J. Adv. Sci. Technol., 65, 19 (2014). DOI |
5 | W. T. Huang and Y. Li, Nanoscale Res. Lett., 10, 1 (2015). DOI ScienceOn |
6 | Z. Arefinia, Mater. Sci. Semicond. Process., 16, 1240 (2013). DOI ScienceOn |
7 | K. P. Pradhan, S. K. Mohapatra, P. K. Agarwal, P. K. Sahu, D. K. Behera, and J. Mishra, Microelectron. Solid-State Electron., 2, 1 (2013). |
8 | M. Zakir Hossain, Md. Alamgir Hossain, Md. Saiful Islam, Md. Mijanur Rahman, and M. Haque Chowdhury, Global Journals Inc., 11, 7 (2011). |
9 | J. P. Collinge, FinFET and Other Multi-Gate Transistors (Springer, New York, 2008) p. 339. DOI |
10 | J. P. Colinge, Microelectron. Eng., 84, 2071 (2007). DOI ScienceOn |
11 | C. Hu, Modern Semiconductor Devices for Integrated Circuits (Pearson/Prentice Hall, New Jersey, 2010) p. 351. |
12 | S. International, Atlas User's Manual Device Simulation Software (Silvaco Int., Santa Clara, 2012). |
13 | E. Bernard, T. Ernst, B. Guillaumot, N. Vulliet, X. Garros, V. Maffini-Alvaro, P. Coronel , T. Skotnicki, and S. Deleonibus, Solid-State Electron., 52, 1297 (2008). DOI ScienceOn |