Browse > Article
http://dx.doi.org/10.4313/TEEM.2011.12.1.35

Effect of MIM and n-Well Capacitors on Programming Characteristics of EEPROM  

Lee, Chan-Soo (Department of Electrical and Electronics Engineering, Chungbuk National University)
Cui, Zhi-Yuan (Department of Electrical and Electronics Engineering, Chungbuk National University)
Jin, Hai-Feng (Department of Electrical and Electronics Engineering, Chungbuk National University)
Sung, Si-Woo (Department of Electrical and Electronics Engineering, Chungbuk National University)
Lee, Hyung-Gyoo (Department of Electrical and Electronics Engineering, Chungbuk National University)
Kim, Nam-Soo (Department of Electrical and Electronics Engineering, Chungbuk National University)
Publication Information
Transactions on Electrical and Electronic Materials / v.12, no.1, 2011 , pp. 35-39 More about this Journal
Abstract
An electrically erasable programmable read-only memory (EEPROM) containing a stacked metal-insulator-metal (MIM) and n-well capacitor is proposed. It was fabricated using a 0.18 $\mu$m standard complementary metal-oxide semiconductor process. The depletion capacitance of the n-well region was effectively applied without sacrificing the cell-area and control gate coupling ratio. The device performed very similarly to the MIM capacitor cell regardless of the smaller cell area. This is attributed to the high control gate coupling ratio and capacitance. The erase speed of the proposed EEPROM was faster than that of the cell containing the MIM control gate.
Keywords
Metal-insulator-metal capacitor; N-well capacitor; Floating gate; Electrically erasable programmable read-only memory;
Citations & Related Records

Times Cited By SCOPUS : 1
연도 인용수 순위
  • Reference
1 D. Mc Carthy, R. Duane, M. O'Shea, R. Duffy, K. Mc Carthy, A. M. Kelliher, A. Concannon, and A. Mathewson, IEEE Trans. Electron Devices 50, 1708 (2003) [DOI: 10.1109/ted.2003.814988].   DOI
2 J. Raszka, M. Advani, V. Tiwari, L. Varisco, N. D. Hacobian, A. Mittal, M. Han, A. Shirdel, and A. Shubat, IEEE International Solid-State Circuits Conference (ISSCC). Digest of Technical Papers (San Francisco, CA 2004 Feb. 15-19) p. 46. [DOI: 10.1109/ ISSCC.2004.1332586].   DOI
3 C. Kuo, T. J. King, and C. Hu, IEEE Trans. Electron Devices 51, 282 (2004) [DOI: 10.1109/ted.2003.821702].   DOI
4 J. H. Oh, H. J. Chung, N. I. Lee, and C. H. Han, IEEE Electron Device Lett. 21, 304 (2000) [DOI: 10.1109/55.843158].   DOI   ScienceOn
5 K. Y. Na and Y. S. Kim, IEEE Electron Device Lett. 27, 294 (2006) [DOI: 10.1109/led.2006.871838].   DOI
6 K. Ohsaki, N. Asamoto, and S. Takagaki, “A Single Poly EEPROM Cell Structure for Use in Standard CMOS Processes,” IEEE Journal of Solid-State Circuits, vol. 29, no. 3, pp. 331-336, Mar. 1994.   DOI   ScienceOn
7 H. C. Sung, T. F. Lei, T. H. Hsu, S. W. Wang, Y. C. Kao, Y. T. Lin, and C. S. Wang, IEEE Electron Device Lett. 26, 770 (2005) [DOI: 10.1109/led.2005.856014].   DOI