Design of a G-Share Branch Predictor for EISC Processor |
Kim, InSik
(Department of Automotive Convergence, Korea University)
Jun, JaeYung (Department of Electrical and Computer Engineering, Korea University) Na, Yeoul (Department of Electrical and Computer Engineering, Korea University) Kim, Seon Wook (Department of Electrical and Computer Engineering, Korea University) |
1 | Sprangle, E. and Carmean, D., "Increasing processor performance by implementing deeper pipelines," Proc. 29th Annual Int. Symp. on Computer Architecture, 2002. |
2 | Advanced Digital Chips Inc., "Extenable Instruction Set Computer," |
3 | Shien-Tai Pan, Kimming So, and Joseph T. Rahmeh, "Improving the accuracy of dynamic branch prediction using branch correlation," In Proc. of the fifth int. conf. on Architectural support for programming languages and operating systems, 1992. |
4 | Xilinx, "Virtex-5 Family Overview," |
5 | Tse-Yu Yeh and Yale N. Patt, "Two-level adaptive training branch prediction," In Proc. of the 24th annual int. symp. on Microarchitecture, 1991. |
6 | Reinhold P. Weicker, "Dhrystone: a synthetic systems programming benchmark," Magazine Communications of the ACM, vol. 27, issue 10, pp. 1013-1030, October 1984. DOI ScienceOn |