Browse > Article
http://dx.doi.org/10.5573/IEIESPC.2015.4.3.189

Design of a 12b SAR ADC for DMPPT Control in a Photovoltaic System  

Rho, Sung-Chan (Department of Electronics Engineering, Seokyeong University)
Lim, Shin-Il (Department of Electronics Engineering, Seokyeong University)
Publication Information
IEIE Transactions on Smart Processing and Computing / v.4, no.3, 2015 , pp. 189-193 More about this Journal
Abstract
This paper provides the design techniques of a successive approximation register (SAR) type 12b analog-to-digital converter (ADC) for distributed maximum power point tracking (DMPPT) control in a photovoltaic system. Both a top-plate sampling technique and a $V_{CM}$-based switching technique are applied to the 12b capacitor digital-to-analog converter (CDAC). With these techniques, we can implement a 12b SAR ADC with a 10b capacitor array digital-to-analog converter (DAC). To enhance the accuracy of the ADC, a single-to-differential converted DAC is exploited with the dual sampling technique during top-plate sampling. Simulation results show that the proposed ADC can achieve a signal-to-noise plus distortion ratio (SNDR) of 70.8dB, a spurious free dynamic range (SFDR) of 83.3dB and an effective number of bits (ENOB) of 11.5b with bipolar CMOS LDMOD (BCDMOS) $0.35{\mu}m$ technology. Total power consumption is 115uW under a supply voltage of 3.3V at a sampling frequency of 1.25MHz. And the figure of merit (FoM) is 32.68fJ/conversion-step.
Keywords
SAR ADC; Low switching energy; Photovoltaic system; Distributed MPPT;
Citations & Related Records
연도 인용수 순위
  • Reference
1 S.M. Sohn, I.S. Choi, S.I. Lim, J.Y. Kim, K.H. Cho "ASIC design of DMPPT control for Photovoltaic Systems", Proc. of ISOCC 2013, November. 2013.
2 Binhee Kim, Long Yan, Yoo, J., Namjun Cho, Hoi-Jun Yoo, "An Energy-Efficient Dual Sampling SAR ADC with reduced capacitive DAC" IEEE C. ISCAS 2009, pp. 972-975.
3 Sanyal. A, Nan Sun, "An Energy Efficient Low Frequency Dependence Switching Technique for SAR ADCs" IEEE Circuits and System II : Express Briefs, vol 61, no 5, pp. 294-298, May 2014.   DOI
4 Peter. H, Eugenio. C, et al., "A 2.2/2.7fJ/conversionstep10/12b 40kS/s SAR ADC with Data-Driven Noise Reduction," ISSCC 2013, pp. 270-271, 2013.
5 B. P. Ginsburg and A. P. Chandrakasan, "An Energy-Efficient Charge Recycling Approach for a SAR Converter With Capacitive DAC," in Proc. IEEE Int. Sym. Circuits and System (ISCAS 2005), 2005, vol. 1, pp. 184-187.
6 Sanyal. A, Nan Sun, "An energy Efficient Low Frequency Dependence Switching Technique for SAR ADCs", IEEE Circuits and System: Express Briefs, Vol 61, no 5, pp.294-298, May 2014.   DOI
7 J. H. Cheong, K.L. Chan, P. B. Khannur, K. T. Tiew and M. Je, "A 400-nW 19.5-fJ/Conversion-Step 8-ENOB 80-kS/s SAR ADC in 0.18-um CMOS," IEEE Circuits and System II : Express Briefs, vol. 58, no 7, pp. 407-411, July 2011.   DOI