1 |
B. G. Lee and S. G. Lee, "Input-tracking DAC for low-power high-linearity SAR ADC," Electronic Letters, Aug. 2011.
|
2 |
C. Yuan and Y. Lam, "Low-energy and area-efficient tri-level switching scheme for SAR ADC," Electronic Letters, Apr. 2012.
|
3 |
B. Kim, L. Yan, J. Yoo, N. Cho and H-J Yoo, "An Energy-Efficient Dual Sampling SAR ADC with Reduced Capacitive DAC," Circuits and Systems, ISCAS. IEEE International Symposium, 2009.
|
4 |
J. Lin, W. Yu and G.C. Temes, "Multi-step capacitorsplitting SAR ADC," Electronic Letters, Oct. 2010.
|
5 |
P. W. LI, M. J. Chin, P. R. Gray and R. Castello, "A Ratio-Independent Algorithmic Analog-to-Digital Conversion Technique," IEEE Journal of Solid-State Circuits, VOL. SC-19, NO.6, Dec. 1984.
|
6 |
Y. M. Kim, J. S. Park, Y. J. Shin and S. H. Lee, "An 87 fJ/conversion-step 12 b 10 MS/s SAR ADC using a minimum number of unit capacitors," Analog Integr Circ Sig Process, 2014.
|
7 |
C. H. Chan, Y. Zhu, U. F. Chio, S. W. Sin, S. P. U, R. P. Martins, "A Reconfigurable Low-Noise Dynamic Comparator with Offset Calibration in 90nm CMOS," IEEE Asian Solid-State Circuits Conference, Nov. 2011.
|
8 |
M. Miyahara, Y. Asada, D. Paik and A. Matsuzawa, "A Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs," IEEE Asian Solid-State Circuits Conference, Nov. 2008.
|
9 |
C. Y. Li, C. W. Lu, H. T. Chao and C. Hsia, "A 10-Bit Area-Efficient SAR ADC with Re-usable Capacitive Array," IEEE International Conference on Anti-Counterfeiting, Security and Identification (ASID), 2012.
|
10 |
C. C. Lu, "A 1.2V 10-bit 5 MS/s CMOS Cyclic ADC," IEEE International Symposium on Circuits and Systems (ISCAS), 2013.
|