1 |
Minjae Lee and Asad A. Abidi, "A 9b, 1.25 ps resolution coarse-fine time-to-digital converter in 90 nm CMOS that amplifies a time residue", IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 769-777, Apr. 2008.
DOI
ScienceOn
|
2 |
J. Kim, T. Jang, T. Yoon, and S. Cho, "Analysis and design of voltage-controlled oscillator based analogto-digital converter," IEEE Circuits and Syst. I. Regular Papers, vol. 57, no. 1, pp. 18-30, 2010.
DOI
ScienceOn
|
3 |
J. Hamilton, S. Yan, and T.R. Viswanathan, "A discrete-time input ![${\Delta}$ ${\Delta}$](http://ocean.kisti.re.kr/cgi-bin/mimetex.cgi?\small{${\Delta}$}) quantizer Architecture using a dual-VCO-based integrator," IEEE Trans. Circuits and Syst. II. Express Briefs, vol. 57, no. 11, pp. 848-852, 2010.
DOI
ScienceOn
|
4 |
Y. G. Yoon, M. C. Cho, and S. Cho, "A linearization technique for voltage controlled oscillator-based quantizer,' in Proc. International SoC Design Conference (ISOCC), 2009, pp. 317-320.
|
5 |
A. Iwata, N. Sakimura, M. Nagata, and T. Morie, "The architecture of delta sigma analog-to-digital converters using a voltage-controlled oscillator as a multibit quantizer," IEEE Trans. Circuits and Syst. II, Analog and Digital Signal Processing, vol. 46, no.7, pp. 941-945, 1999.
DOI
|
6 |
M. Z. Straayer, and M. H. Perrott, "A 12-Bit, 10-MHz bandwidth, continuous-time delta-sigma quantizer with a 5-bit, 950-MS/s VCO-based quantizer," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 805-814, 2008.
DOI
ScienceOn
|
7 |
N. Sasidhar, R. Inti, and P. Hanumolu, "Low-noise self-referenced CMOS oscillator," Electronics letters, vol. 45, no. 18, pp. 920-9212, 2009.
DOI
ScienceOn
|