1 |
C. Chappert, A. Fert, and F. N. Van Dau, "The emergence of spin electronics in data storage," Nature Materials, Vol. 6, No. 11, pp. 813-823, Nov. 2007.
DOI
|
2 |
J. Li et al., "Design Paradigm for Robust Spin-Torque Transfer Magnetic RAM (STT MRAM) From Circuit/Architecture Perspective," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, Vol. 18, No. 12, pp. 1710-1723, Dec. 2010.
DOI
|
3 |
Y. Zhang, W. Wen, and Y. Chen "The Prospect of STT-RAM Scaling From Readability Perspective," IEEE Trans. on Magnetics, Vol. 48, No. 11, pp. 3035-3038, Nov. 2012.
DOI
|
4 |
K. Kim, and C. Yoo, "Macro-Model of Magnetic Tunnel Junction for STT-MRAM including Dynamic Behavior," J. of Semiconductor Technol. and Science (JSTS), Vol. 14, No. 6, pp. 728-732, Dec. 2014.
DOI
|
5 |
K. Shin, S. Im, and S. Park, "Low-Power Write-Circuit with Status-Detection for STT-MRAM," J. of Semiconductor Technol. and Science (JSTS), Vol. 16, No. 1, pp. 23-30, Feb. 2016.
DOI
|
6 |
J. Choi et al., "Novel Self-Reference Sense Amplifier for Spin-Transfer-Torque Magneto-Resistive Random Access Memory," J. of Semiconductor Technol. and Science (JSTS), Vol. 16, No. 1, pp. 31-38, Feb. 2016.
DOI
|
7 |
W. Kang et al., "High reliability sensing circuit for deep submicron spin transfer torque magnetic random access memory," Electronics Letters, Vol. 49, No. 20, pp. 1283-1285, Sep. 2013.
DOI
|
8 |
T. Na et al., "An Offset-Canceling Triple-Stage Sensing Circuit for Deep Submicrometer STT-RAM," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, Vol. 22, No. 7, pp. 1620-1624, Jul. 2014.
DOI
|
9 |
M. Jefremow et al., "Time-differential sense amplifier for sub-80mV bitline voltage embedded STT-MRAM in 40nm CMOS," 2013 IEEE Inter. Solid-State Circuits Conference Digest of Technical Papers, pp. 216-217, Feb. 2013.
|
10 |
B. Song et al., "Latch Offset Cancellation Sense Amplifier for Deep Submicrometer STT-RAM," IEEE Trans. on Circuits and Systems I: Regular Papers, Vol. 62, No. 7, pp. 1776-1784, Jul. 2015.
DOI
|
11 |
D. Goql at al., "A 16-Mb MRAM Featuring Bootstrapped Write Drivers," IEEE J. of Solid-State Circuits, Vol. 40, No. 4, pp. 902-908, Apr. 2005.
DOI
|
12 |
J. Kim et al., "A Novel Sensing Circuit for Deep Submicron Spin Transfer Torque MRAM (STT-MRAM)," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, Vol. 20, No. 1, pp. 181-186, Jan. 2012
DOI
|