1 |
Y. Taur and T. H. Ning, Modern VLSI devices. Cambridge, UK: Cambridge Univ. Press, 2009.
|
2 |
R. Huang et al., "Challenges of 22 nm and beyond CMOS technology," Science in China Series F: Information Sciences, vol. 52, no. 9, pp. 1491-1533, 2009.
DOI
|
3 |
M. Bohr, "The evolution of scaling from the homogeneous era to the heterogeneous era," in International Electron Devices Meeting (IEDM), 2011, pp. 1-1.
|
4 |
E. J. Nowak et al., "Turning silicon on its edge double gate CMOS/FinFET technology," Circuits and Devices Magazine, IEEE, vol. 20, no. 1, pp. 20-31, 2004.
DOI
ScienceOn
|
5 |
Intel Corporation. "3-D, 22nm: New Technology Delivers An Unprecedented Combination of Performance and Power Efficiency". [Online]. Available:http://www.intel.com/technology/architecturesilicon/22nm/
|
6 |
P. Clarke. "Intel's FinFETs are less fin and more triangle". [Online]. Available: http://www.eetimes.com
|
7 |
C. Auth et al., "A 22nm high performance and lowpower CMOS technology featuring fullydepleted tri-gate transistors, self-aligned contacts and high density MIM capacitors," in VLSI Technology (VLSIT), 2012 Symposium on. IEEE, 2012, pp. 131-132.
|
8 |
C.-H. Lin et al., "Channel doping impact on finfets for 22nm and beyond," in VLSI Technology (VLSIT), 2012 Symposium on, June 2012, pp. 15-16.
|
9 |
J. P. Duarte, N. Paydavosi, S. Venugopalan, A. Sachid, and H. Chenming, "Unified FinFET compact model: Modelling Trapezoidal Triple-Gate FinFETs," in Simulation of Semiconductor Processes and Devices (SISPAD), 2013 International Conference on, 2013, pp. 135-138.
|
10 |
X. Wu, P. C. Chan, and M. Chan, "Impacts of nonrectangular fin cross section on the electrical characteristics of FinFET," Electron Devices, IEEE Transactions on, vol. 52, no. 1, pp. 63-68, 2005.
DOI
ScienceOn
|
11 |
R. Giacomini and J. A. A. Martino, "Non-Vertical Sidewall Angle Influence on Triple-Gate FinFETs Corner Effects," ECS Transactions, vol. 6, no. 4, pp. 381-386, 2007.
|
12 |
W. Kehuey, D. Wei-Wen, and C. Meng-Hsueh, "Performance advantage and energy saving of triangular-shaped FinFETs," in Simulation of Semiconductor Processes and Devices (SISPAD), 2013 International Conference on, 2013, pp. 143-146.
|
13 |
Sentaurus TCAD User Guide, Ver. H-2013.03. [Online]. Available: http://www.synopsys.com
|
14 |
S. Sinha, G. Yeric, V. Chandra, B. Cline, and Y. Cao, "Exploring sub-20nm FinFET design with predictive technology models," in Proceedings of the 49th Annual Design Automation Conference. ACM, 2012, pp. 283-288.
|
15 |
M. V. Dunga, C.-H. Lin, D. D. Lu, W. Xiong, C. Cleavelin, P. Patruno, J.-R. Hwang, F.-L. Yang, A. M. Niknejad, and C. Hu, "BSIM-MG: A versatile multi-gate FET model for mixed-signal design," in VLSI Technology, 2007 IEEE Symposium on. IEEE, 2007, pp. 60-61.
|
16 |
HSPICE, Ver. H-2013.03. [Online]. Available: http://www.synopsys.com
|
17 |
D. Zhang, S. Rauf, and T. Sparks, "Modeling of photoresist erosion in plasma etching processes," Plasma Science, IEEE Transactions on, vol. 30, no. 1, pp. 114-115, 2002.
DOI
ScienceOn
|
18 |
D. Sinitsky, F. Assaderaghi, C. Hu, and J. Bokor, "High field hole velocity and velocity overshoot in silicon inversion layers," Electron Device Letters, IEEE, vol. 18, no. 2, pp. 54-56, 1997.
DOI
ScienceOn
|
19 |
J. Slotboom, "The pn-product in silicon," Solid-State Electronics, vol. 20, no. 4, pp. 279-283, 1977.
DOI
ScienceOn
|
20 |
D. Klaassen, "A unified mobility model for device simulation-I. Model equations and concentration dependence," Solid-State Electronics, vol. 35, no. 7, pp. 953-959, 1992.
DOI
ScienceOn
|
21 |
C. Lombardi, S. Manzini, A. Saporito, and M. Vanzi, "A physically based mobility model for numerical simulation of nonplanar devices," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 7, no. 11, pp. 1164-1171, 1988.
DOI
ScienceOn
|
22 |
M.-h. Chi, "Challenges in Manufacturing FinFET at 20nm node and beyond," Technology Development, Global Foundries, Malta, NY, USA, 2012.
|
23 |
V. Zyuban and P. Strenski, "Unified methodology for resolving powerperformance tradeoffs at the microarchitectural and circuit levels," in Proceedings of the 2002 international symposium on Low power electronics and design. ACM, 2002, pp. 166-171.
|