An In-Band Noise Filtering 32-tap FIR-Embedded ΔΣ Digital Fractional-N PLL |
Lee, Jong Mi
(Electronic and Electrical Engineering, Pohang University of Science and Technology (POSTECH))
Jee, Dong-Woo (Electronic and Electrical Engineering, Pohang University of Science and Technology (POSTECH)) Kim, Byungsub (Electronic and Electrical Engineering, Pohang University of Science and Technology (POSTECH)) Park, Hong-June (Electronic and Electrical Engineering, Pohang University of Science and Technology (POSTECH)) Sim, Jae-Yoon (Electronic and Electrical Engineering, Pohang University of Science and Technology (POSTECH)) |
1 | D.-W. Jee, Y. Suh, H.-J. Park, and J,-Y. Sim, "A 0.1-fref BW 1 GHz fractional-N PLL with FIRembedded phase-interpolator-based noise filtering," in ISSCC Dig. Tech. Papers, Feb. 2011, pp.94-95 |
2 | X. Yu, Y. Sun, L. Zhang, W. Rhee, and Z. Wang, "An FIR-embedded noise filtering method for ΔΣ fractional-N PLL clock generators, "IEEE J. Solid-State Circuits, vol. 44, no. 9, pp. 2426-2436, Sep. 2009. DOI ScienceOn |
3 | A. Kavala et a., "A PVT-compensated 2.2 to 3.0 GHz digitally controlled oscillator for all-digital PLL," Semiconductor Technology and Science, Journal of, vol.14, no.4, pp. 484-494, Aug. 2014 DOI ScienceOn |
4 | D.-W. Jee et al., "A 2GHz fractional-N digital PLL with 1b noise shaping TDC," IEEE J. Solid-State Circuits, vol. 47, no.4, pp. 875-883, Apr. 2012. DOI ScienceOn |
5 | X. Yu et al., "A fractional-N synthesizer with customized noise shaping for WCDMA/HSDPA applications," IEEE J. Solid-State Circuits, vol. 44, no. 8, pp. 2193-2200, Aug. 2009. DOI ScienceOn |
6 | M. Kondou, A. Matsuda, H. Yamazaki, and O. Kobayashi, "A 90-to-770 MHz fractiona- N synthesizer for a digital TV tuner," in ISSCC Dig. Tech. Papers, Feb. 2010, pp. 248-249. |
7 | I.-T. Lee, H.-Y. Lu, and S.-I. Liu, "A 6-GHz alldigital fractional-N frequency synthesizer using FIR-embedded noise filtering technique," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 59, no. 5, pp. 267-271,May 2012. DOI ScienceOn |
8 | D.-W. Jee et al., "A FIR-embedded phase interpolator based noise filtering for widebandwidth fractional-N PLL," IEEE J. Solid State Circuits, vol. 48, no. 11, pp.2795-2804, Nov. 2013. DOI ScienceOn |
9 | R. B. Staszewski, P. T. Balsara. All-Digital Frequency Synthesizer in Deep-Submicron CMOS. Hoboken, NJ: Wiley, 2006. |
10 | M. H. Perrott, M. D. Trott, and C. G. Sodini, "A modeling approach for fractional-N frequency synthesizers allowing straightforward noise analysis,ˮ IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1028-1038, Aug. 2002. DOI ScienceOn |
11 | M. Zanuso, S. Levantino, C. Samori, and A. L. Lacaita, "A wideband 3.6 GHz digital fractional-N PLL with phase interpolation divider and digital spur cancellation," IEEE J. Solid-State Circuits, vol. 46, no.3, pp. 627-638, Mar. 2011. DOI ScienceOn |