1 |
Daniel P. Siewiorek, "Architecture of fault tolerant computers," IEEE Computer, vol. 17, no. 8, pp. 9-18, Aug. 1984.
|
2 |
S. M. A. H. Jafri, S. J. Piestrak, Olivier Sentieys, and Sebastien Pillement, "Error recovery technique for coarse-grained reconfigurable architectures," in Proc. of IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), pp. 441-446, Apr. 2011.
|
3 |
D. Alnajiar, Hiroaki Konoura, Younghun Ko, Yukio Mitsuyama, Masanori Hashimoto and Takao Onoye, "Implementing Flexible reliability in a coarse-grained reconfigurable architecture," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 21, no. 12, pp. 2165-2178, Dec. 2013.
DOI
ScienceOn
|
4 |
Ganghee Lee and Kiyoung Choi, "Thermal-aware fault-tolerant system design with coarse-grained reconfigurable array architecture," in Proc. of NASA/ESA Conference on Adaptive Hardware and Systems (AHS), pp. 272-279, Jun. 2010.
|