1 |
R. Castro-Lopez, O. Guerra, E. Roca, and F. V. Fernandez, "An integrated layout-synthesis approach for analog ICs," IEEE Trans. Computer-Aided Design of Integr. Circuits and Syst., vol. 27, pp. 1179-1189, July 2008.
DOI
|
2 |
H. Ishii, K. Tanabe, and T. Iida, "A 1.0 V 40 mW 10 b 100 MS/s Pipeline ADC in 90 nm CMOS," Proc. of the IEEE Custom Integrated Circuits Conference, pp. 395-398, Sep. 2005.
|
3 |
J. Shen and P. R. Kinget, "A 0.5-V 8-bit 10-MS/s Pipelined ADC in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 43, pp. 787-795, April 2008.
DOI
|
4 |
S. Xiao, J. Silva, U.-K. Moon, and G. Temes, "A tunable duty-cycle-controlled switched-RMOSFET-C CMOS filter for low-voltage and highlinearity applications," Proceedings of 2004 IEEE International Symposium on Circuits and Systems, pp. I-433-I-436, May 2004.
|
5 |
Y. Tsividis and C. McAndrew, Operation and Modeling of the MOS Transistor. Oxford University Press, 2011.
|
6 |
W. Liu, MOSFET Models for SPICE Simulation, Including BSIM3v3 and BSIM4. John Wiley & Sons, 2001.
|
7 |
G. G. E. Gielen and R. A. Rutenbar, "Computeraided design of analog and mixed-signal integrated circuits," Proceedings of The IEEE, vol. 88, pp. 1825-1852, Dec. 2000.
DOI
|
8 |
G. G. E. Gielen, "CAD tools for embedded analogue circuits in mixed-signal integrated systems on chip," IEE Proc. Comput. Digit. Tech., vol. 152, pp. 317-332, May 2005.
DOI
ScienceOn
|
9 |
M. M. Hershenson, S. P. Boyd, and T. H. Lee, "Optimal design of a CMOS op amp via geometric programming," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 20, pp. 1-21, Jan. 2001.
DOI
ScienceOn
|
10 |
S. D. Yu, "Design of CMOS op amps using adaptive modeling of transistor parameters," Journal of Semiconductor Technology and Science, vol. 12, pp. 75-87, March 2012.
DOI
|
11 |
A. K. Singh, K. Ragab, M. Lok, C. Caramanis, and M. Orshansky, "Predictable equation-based analog optimization based on explicit capture of modeling error statistics," IEEE Trans. Computer-Aided Design of Integr. Circuits and Syst., vol. 31, pp. 1485-1498, Oct. 2012.
DOI
|
12 |
X. Li, P. Gopalakrishnan, Y. Xu, and L. T. Pileggi, "Robust analog/RF circuit design with projectionbased performance modeling," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 26, pp. 2-15, Jan. 2007.
|
13 |
W. Daems, G. Gielen, and W. Sansen, "Simulationbased generation of posynomial performance models for the sizing of analog integrated circuits," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 22, pp. 517-534, May 2003.
DOI
ScienceOn
|
14 |
A. S. Sedra and K. C. Smith, Microelectronic Circuits. Oxford University Press, 2011.
|
15 |
S. M. Mallya and J. H. Nevin, "Design procedures for a fully differential folded-cascode CMOS operational amplifier," IEEE J. Solid-State Circuits, vol. 24, pp. 1737-1740, Dec. 1989.
DOI
ScienceOn
|
16 |
P. Mandal and V. Visvanathan, "CMOS op-amp sizing using a geometric programming formulation," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 20, pp. 22-38, Jan. 2001.
DOI
ScienceOn
|
17 |
R. J. Duffin, E. L. Peterson, and C. Zener, Geometric Programming-Theory and Application. New York: Wiley, 1967.
|
18 |
P. E. Gray and C. L. Searle, Electronic Principles. John Wiley & Sons, 1969.
|
19 |
B. Y. Kamath, R. G. Meyer, and P. R. Gray, "Relationship between frequency response and settling time of operational amplifiers," IEEE J. Solid-State Circuits, vol. 9, pp. 347-352, Dec. 1974.
DOI
|