1 |
T. Wu, et al., "A 2Gb/s 256*256 CMOS Crossbar Switch Fabric Core Design using Pipelined MUX," in proc. International Symposium on Circuits and Systems (ISCAS), pp. 568-572, May 2002.
|
2 |
K. Choi and W. Adams, "VLSI Implementation of a 256x256 Crossbar Interconnection Network," in proc. International Parallel Processing Symposium (IPPS), pp. 289-293, Mar. 1992.
|
3 |
I. Shamim, "Energy Efficient Links and Routers for Multi-Processor Computer Systems," Master's Thesis, Massachusetts Institute of Technology, pp. 1-96, Sep. 2009.
|
4 |
D. Song and J. Kim, "A Low-Power High-Radix Switch Fabric Based on Low-Swing Signaling and Partially-Activated Input Lines," in proc. VLSI Design, Automation, and Test (VLSI-DAT), pp. 1-4, Apr. 2013.
|
5 |
J. Ryoo, et al., "Design of Low-Power High-Radix Switch Fabric with Partially-Activated Input and Output Lines," International SoC Design Conf. (ISOCC), pp. 227-230, Nov. 2012.
|
6 |
G. Passas, et al., "Crossbar NoCs Are Scalable Beyond 100 Nodes," IEEE Trans. Computer-aided Design of Integrated Circuits and Systems, pp. 573-585, Apr. 2012.
|
7 |
J. Ahn, et al., "Network within a Network Approach to Create a Scalable High-Radix Router Microarchitecture," in proc. High Performance Computer Architecture (HPCA), pp. 1-12, Feb. 2012.
|
8 |
A. Agarwal, et al., "Survey of Network on Chip (NoC) Architectures & Contributions," Journal of Engineering, Computing and Architecture, pp. 21-27, 2009.
|
9 |
F. Moraes, et al., "Estimation of layout densities for CMOS digital circuits," International Workshop on Power and Timing Modeling Optimization and Simulation (PATMOS), pp. 61-71, Oct. 1998.
|