1 |
Wunsch DC, Bel RR. "Determination of threshold failure levels of semiconductor diodes and transistors due to pulsed voltage," IEEE Trans. Nucl Sci, pp.244-5, 1968.
|
2 |
Huang, et al., "ESD protection design for advanced CMOS," Proc. SPIE, pp. 123-131, 2001.
|
3 |
Huang, et al., "An SCR-Incorporated BJT Device for Robust ESD protection with High Latchup Immunity in High-Voltage Technology," IEEE Trans. Device and Material Reliability, vol. 12, No. 1, pp.113-123, 2012..
DOI
|
4 |
Sze SM, "Physics of semiconductor device, 2nd ed. Newyork: Wiley, 1981.
|
5 |
Dwyer VM, Fanklin Aj, Cambell DS,. "Thermal failure in semiconductor devices," Solid State Electronics, pp.553-560, 1990.
|
6 |
Vashchenko, V.A., Sinkevitch, V.F., "Physical Limitaions of Semiconductor Devices, Springer, p.340, 2008.
|
7 |
Fred G.. Kouper, "Design of SCR-based ESD Protection for Power Clamp using Deep-Submicron CMOS Technology," Microelectronics Jorunal, pp. 1007-1012, 2009.
|
8 |
Fred G. Kouper, "The Design of high holding voltage SCR for whole-chip ESD protection," IEICE Electronics Express, pp. 1624-1630, 2008.
|
9 |
MEDICI : Two-Dimensional Device Simulation Program, Synopsys Inc., 2007.
|
10 |
E. Ground and M. Hernandez, "Obtaining TLP-like Information from an HBM simulator," EOS/ESD Symp., pp. 2A.3-1-2A.3-7, 2007.
|
11 |
Donald A. Neamen, "Semiconductor Physics and Device : basic principle, 3rd ed.
|