Browse > Article
http://dx.doi.org/10.5573/JSTS.2014.14.1.001

Bidirectional Transient Voltage Suppression Diodes for the Protection of High Speed Data Line from Electrostatic Discharge Shocks  

Bouangeune, Daoheung (School of Semiconductor and Chemical Engineering, Semiconductor Physics Research Center, Chonbuk National University)
Choi, Sang-Sig (R&D Division, Sigetronics, Inc.)
Choi, Chel-Jong (School of Semiconductor and Chemical Engineering, Semiconductor Physics Research Center, Chonbuk National University)
Cho, Deok-Ho (R&D Division, Sigetronics, Inc.)
Shim, Kyu-Hwan (School of Semiconductor and Chemical Engineering, Semiconductor Physics Research Center, Chonbuk National University)
Publication Information
Abstract
A bidirectional transient voltage suppression (TVS) diode consisting of specially designed $p^--n^{{+}+}-p^-$ multi-junctions was developed using low temperature (LT) epitaxy and fabrication processes. Its electrostatic discharge (ESD) performance was investigated using I-V, C-V, and various ESD tests including the human body model (HBM), machine model (MM) and IEC 61000-4-2 (IEC) analysis. The symmetrical structure with very sharp and uniform bidirectional multi-junctions yields good symmetrical I-V behavior over a wide range of operating temperature of 300 K-450 K and low capacitance as 6.9 pF at 1 MHz. In addition, a very thin and heavily doped $n^{{+}+}$ layer enabled I-V curves steep rise after breakdown without snapback phenomenon, then resulted in small dynamic resistance as $0.2{\Omega}$, and leakage current completely suppressed down to pA. Manufactured bidirectional TVS diodes were capable of withstanding ${\pm}4.0$ kV of MM and ${\pm}14$ kV of IEC, and exceeding ${\pm}8$ kV of HBM, while maintaining reliable I-V characteristics. Such an excellent ESD performance of low capacitance and dynamic resistance is attributed to the abruptness and very unique profiles designed very precisely in $p^--n^{{+}+}-p^-$ multi-junctions.
Keywords
ESD; HBM; IEC 61000-4-2; MM; TVS diode;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 C. Duvvury and A. Amerasekera, "Handbook of Failure Modes, Reliability Issues, and Case Studies, ESD in Silicon Integrated Circuits," 2nd Edition John Wiley & Sons, Ltd, chapter 8, pp.228-272, 2002.
2 A. Amerasekera and C. Duvvury, "The Impact of Technology Scalingon ESD Robustness and Protection Circuit Design," IEEE Trans. Compon., Packag., Manuf. Technol, Vol.18, NO.2, pp.314- 320, June, 1995.   DOI   ScienceOn
3 J.A. Salcedo, J.-J. Hajjar, S. Malobabic and J.J. Liou, "Bidirectional Devices for Automotive-Grade Electrostatic Discharge Applications," IEEE Electron Device Lett., Vol.33, NO.6, pp.860-862, June, 2012.   DOI
4 Zhiwei Liu, J. Vinson, Lifang Lou and J.J. Liou, "An Improved Bidirectional SCR Structure for Low-Triggering ESD Protection Applications," IEEE Electron Device Lett., Vol.29, NO.4, pp.360- 362, Apr., 2008.   DOI
5 D. de Cogan, "The punch-through diode", Microelectronics, Vol. 8, NO.2, pp.20-23, 1977.
6 Ya-Chin King, Bin Yu, J. Pohlman and Chenming Hu, "Punchthrough diode as the transient voltage suppressor for low-voltage electronics," EEE Trans. Electron Devices, Vol.43, NO.11, pp.2037-2040, Nov., 1996.   DOI
7 D.de Cogan, "Punch-through diode as a power device," Solid-State and Electron Devices, IEE. Proc, Vol.127, NO.2, pp.67-71, Apr., 1980.
8 J. Lohstroh, J. J. M. Koomen, A. T. Van Zanten and R. H. W. Salters, "Punch-through currents in p+np+ and n+pn+ sandwich structures," Solid StateElec., Vol.24, NO.9, pp.804-820, Sept., 1981.
9 D. Bouangeune, et al, "ESD robustness of lowvoltage/ high-speed TVS devices with epitaxial grown films," Proc. Of The 1st IEEE GCCE, pp.189-192, Oct., 2012.
10 P. Renaud, A. Gendron, M. Bafleur and N. Nolhier, "High robustness PNP-based structure for the ESD protection of high voltage I/Os in an advanced smart power technology," Proc. Of the meeting of IEEE Bipolar/BiCMOS Circuits and Technology, pp.226-229, Sept., 2007.
11 J.E. Vinson and J.J. Liou, "Electrostatic Discharge in Semiconductor Devices: An Overview," Proc. Of The IEEE, Vol.86, NO.2, pp. 399-420, Feb., 1998.
12 B. Jeppesen and C. bussmann, "Electrostatic Discharge Specifications and protection Methods," Proc. Of The Conference Northcon, pp. 134-137, Oct., 1998.
13 Michel Mardiguian, "Electrostatic Discharge, understand, simulate, and fix ESD problems," 3nd Edition, John Wiley & Sons, Inc, chapter 1, pp.30, 2009.
14 A. G. Chynoweth and G. L. Pearson, "Effect of dislocations on breakdown in silicon p-n junctions," J. Appl. Phys., Vol.29, NO.7, pp. 1103- 1110, Jul. 1958.   DOI
15 Ya-Chin King, Bin Yu, J. Pohlman and Chenming Hu, "Punchthrough Transient Voltage Suppressor for Low-Voltage Electronics," IEEE Electron Device Lett., Vol.16, NO.7, pp. 303-305, July, 1995.   DOI
16 S. S. Choi, D. H. Cho and K. H. Shim, "Development of Transient Voltage Suppressor Device with Abrupt Junctions Embedded by Epitaxial Growth Technology," Electron.Mater.Lett. Vol.5, NO.2, pp. 59-62, June, 2009.   DOI   ScienceOn