1 |
R. Sun et al., "A tunable passive filter for lowpower high-speed equalizers," IEEE VLSI Circuit Symposium, Jun. 2006.
|
2 |
Jian-Hao Lu, Chi-Lum Luo, and Shen-Iuan Liu, "A passive filter for 10-Gb/s analog equalizer in 0.18- CMOS technology," IEEE Asian Solid-State Circuits Conf, pp. 404-407, Nov. 2007.
|
3 |
D. H. Shin, J. E. Jang, F. O'Mahony, and C. P. Yue, "A 1-mW 12-Gb/s continuous-time adaptive passive equalizer in 90-nm CMOS", IEEE Custom Integrated Circuits Conf. Dig. Tech. Papers, pp. 117-120, Sep. 2009.
|
4 |
J. Lee, "A 20-Gb/s adaptive equalizer in 0.13- CMOS technology," IEEE J. Solid-State Circuits, vol. 41, no. 9 pp. 2058-2066, Sep. 2006.
DOI
ScienceOn
|
5 |
S. Gondi, J. Lee, D. Takeuchi, and B. Razavi, "A 10Gb/s CMOS adaptive equalizer for backplane applications," IEEE Int. Solid-State Circuits Conf. Dig Tech. Papers, pp. 328-329, Feb. 2005.
|
6 |
M. Park, J. Bulzacchelli, M. Beakes, and D. Friedman "A 7 Gb/s 9.3 mW 2-tap currentintegrating DFE receiver," IEEE Int. Solid-State Circuits Conf. Dig Tech. Papers, pp. 230-231, Feb. 2007.
|
7 |
J. Choi, M. Hwang, and D. Jeong, "A 0.18-um CMOS 3.5-Gb/s continuous time adaptive cable equalizer using enhanced low-frequency gain control method", IEEE J. Solid-State Circuits, vol. 39, no. 3 pp. 419-425, Mar. 2004.
|
8 |
H. Uchiki et al., "A 6Gb/s RX equalizer adapted using direct measurement of the equalizer output amplitude," IEEE Int. Solid-State Circuits Conf. Dig Tech. Papers, pp. 104-105, Feb. 2008.
|
9 |
Y-S. Sohn el al., "A 2.2Gbps CMOS look-ahead DFE receiver for multidrop channel with pin-to-pin time skew compensation," IEEE Custom Integrated Circuits Conf. Dig. Tech. Papers, pp. 473-476, Sep. 2003.
|
10 |
S. Bae, H. Chi and Y. Sohn, et al., "A 2 Gb/s 2-Tap DFE receiver for multidrop single-ended signaling systems with reduced noise," IEEE Int. Solid-State Circuits Conf. Dig Tech. Papers, pp. 244-245, Feb. 2004.
|