Browse > Article
http://dx.doi.org/10.5573/JSTS.2012.12.1.53

A "Thru-Short-Open" De-embedding Method for Accurate On-Wafer RF Measurements of Nano-Scale MOSFETs  

Kim, Ju-Young (Department of Electronic Engineering, Hankuk University of Foreign Studies)
Choi, Min-Kwon (Department of Electronic Engineering, Hankuk University of Foreign Studies)
Lee, Seong-Hearn (Department of Electronic Engineering, Hankuk University of Foreign Studies)
Publication Information
Abstract
A new on-wafer de-embedding method using thru, short and open patterns sequentially is proposed to eliminate the errors of conventional methods. This "thru-short-open" method is based on the removal of the coupling admittance between input and output interconnect dangling legs. The increase of the de-embedding effect of the lossy coupling capacitance on the cutoff frequency in MOSFETs is observed as the gate length is scaled down to 45 nm. This method will be very useful for accurate RF measurements of nano-scale MOSFETs.
Keywords
MOSFET; nano-scale CMOS; de-embedding; coupling capacitance; RF; on-wafer measurement; S-parameter measurement;
Citations & Related Records
연도 인용수 순위
  • Reference
1 A. Issaoun, Y. Z. Xiong, J. Shi, J. Brinkhoff and F. Lin, "On the deembedding issue of CMOS multigigahertz measurements," IEEE Trans. Microwave Theory and Techniques, Vol.55, No.9, pp.1813-1823, Sep., 2007.   DOI   ScienceOn
2 J.-Y. Cha, J.-Y. Cha, and S. Lee, "Scalable BSIM3v3 RF Modeling for CMOS IC Simulation," in Proc. of International SoC Design Conf., pp.529-530, Oct., 2007.
3 M. C. A. M. Koolen, J. A. M. Geelen and M. P. J. G. Versleijen, "An improved de-embedidng technique for on-wafer high-frequency characterization," in Proc. IEEE Bipolar Circuits Tech. Meet., pp.188-191, Sep., 1991.
4 S. Lee, "Effects of pad and interconnection parasitics on forward transit time in HBTs," IEEE Trans. Electron Devices, Vol.46, No.2, pp.275-280, Feb., 1999.   DOI   ScienceOn
5 H. Cho and D. Burk, "A three step method for the de-embedding of high frequency S-parameter measurements," IEEE Trans. Electron Devices, Vol.38, No.6, pp.1371-1375, June, 1991.   DOI   ScienceOn
6 E. P. Vandamme, D. M. M. P. Schreurs and C. V. Dinther, "Improved three-step de-embedding method to accurately account for the influence of pad parasitics in silicon on-wafer RF test-structures," IEEE Trans. Electron Devices, Vol.48, No.4, pp.737-742, Apr., 2001.   DOI   ScienceOn
7 J. Cha, J. Cha and S. Lee, "Uncertainty analysis of two-step and three-step methods for deembedding on-wafer RF transistor measurements," IEEE Trans. Electron Devices, Vol.55, No.8, pp.2195-2201, Aug., 2008.   DOI   ScienceOn
8 T. E. Kolding, "On-wafer calibration techniques for giga-hertz CMOS measurements," in Proc. IEEE Int. Microelectronic Test Structures Conf., pp.105-110, Mar., 1999.
9 J. Song, F. Ling, G. Flynn, W. Blood and E. Demircan, "A de-embedding technique for interconnects," in Proc. Electrical Perfomance of Electonic Packaging, pp.129-132, Oct., 2001.
10 H. Ito and K. Masu, "A simple through-only deembedding method for on-wafer S-parameter measurements up to 110 GHz," in IEEE MTT-S Int. Microwave Symposium Digest, pp.383-386, Jun., 2008.