1 |
K. Lahiri, A. Raghunathan, and G. Lakshminarayana, “LOTTERYBUS: A new high performance communication architecture for system-on-chip designs,” Design Automation Conference, pp.15-20, Jun., 2002
|
2 |
S. Na, S. Yang, and C.-M. Kyung, “Low-Power Bus Architecture Composition for AMBA AXI,” Journal of Semiconductor Technology and Science, pp. 75-79, Vol.9, No.2, Jun., 2009
과학기술학회마을
DOI
ScienceOn
|
3 |
S. M. Park, M. Lee, S. Kim, K.-S. Shin, I. Kim, H. Cho, H. Jung, D. Lee, “VLSI Implementation of H.264 Video Decoder for Mobile Multimedia Application,” ETRI Journal, Vol.28, No.4, Aug., 2006.
|
4 |
T.-C. Chen, C.-Jr Lian, L.-G. Chen, “Hardware Architecture Design of an H.264/AVC Video Codec,” Proceedings of ASPDAC 2006, pp.750-757, Jan., 24-27, 2006.
|
5 |
T.-M. Liu, T.-A. Lin, S.-Z. Wang, W.-P. Lee, K.-C. Hou, J.-Y. Yang C.-Y. Lee, “An H.264/AVC Video Decoder for Mobile Applications,” Proceedings of ASSCC 2005, pp. 301-304, Nov., 1-3, 2005.
|
6 |
Joint Video Team, Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification. ITU-T Rec. H.264 and ISO/IEC 14496-10 AVC, May, 2003.
|
7 |
C.-Y. Tsai, T.-C. Chen, T.-W. Chen, L.-G. Chen, “Bandwidth Optimized Motion Compensation Hardware Design for H.264/AVC HDTV Decoder,” Proceedings of 48th Midwest Symposium on Circuits and Systems, Vol.2, pp.1199-1202, Aug.,7-10, 2005.
|
8 |
C. Lee, “Design of Low Power H.264 Decoder using adaptive pipeline,” Journal of IEEK, Vol.47SD, No.9, pp.1-6 , Sep., 2010.
|
9 |
M. Alle, J. Biswas, S. K. Nandyl, “High performance VLSI implementation for H.264 Inter/Intra prediction,” Proceedings of IEEE International Conference on Comsumer Electonics, pp.1-2, Jan., 2007.
|
10 |
W.-N. Lie, H.-C. Yeh, T. C.-I. Lin, C.-F. Chen, "Hardware-efficient computing architecture for motion compensation interpolation in H.264 video coding," Proceedings of IEEE International Symposium on Circuits and Systems, Vol.3, pp. 2136-2139, May 23-26, 2005.
DOI
|
11 |
C. Lee and S. Yang, “Design of an H.264 Decoder with Variable Pipeline and Smart Bus Arbiter,” Proceedings of 2010 International SoC Design Conference, pp.432-435, Oct., 22-23, 2010.
|
12 |
T. N. Mudge, J. P. Hayes, D. C. Winsor, "Multiple Bus Architectures," IEEE Computer, Vol.20, No.6, pp.42-48, Jun., 1987.
DOI
ScienceOn
|
13 |
A. B. Kovaleski, “High-speed bus arbiter for multiprocessors,” 1EE PROC, Vol. 130, Pt. E, No. 2, pp. 49-56, Mar., 1983.
|
14 |
K. A. Kettler, J. P. Lehoczky, and J. K. Strosnider, "Modeling Bus Scheduling Policies for Real-time Systems," Proceedings of 16th IEEE Real-Time Systems Symposium, pp.242-253, Dec., 5-7, 1995.
DOI
|