1 |
L. Chang, Y. K. Choi, D. Ha, P. Ranade, S. Xiong, J. Bokor, C. Hu, and T. J. King, “Extremely scaled silicon nano-CMOS devices,” Proc. IEEE, Vol. 91, Issue 11, 2003, pp. 1860-1873.
DOI
ScienceOn
|
2 |
K. Kim and J. G. Fossum, “Double-gate CMOS; Symmetrical-versus asymmetrical gate devices,” IEEE Trans. Electron Devices,Vol.48, Issue2 ,2001, pp.294-299.
DOI
ScienceOn
|
3 |
Minjian Liu, Ming Cai, Bo Yu, and Yuan Taur, “Effect of Gate Overlap and Source/Drain Doping Gradient on 10-nm CMOS Performance,” IEEE Trans. Electron Devices, Vol. 53, Issue 12, 2006, pp.3146-3149.
DOI
ScienceOn
|
4 |
Huaxin Lu., Wei-Yuan Lu., and Yuan Taur.: “Effect of body doping on double-gate MOSFET characteristics,” Semicond. Sci. Technol., 23, 2008, doi: 10.1088/0268-1242/23/1/015006.
DOI
ScienceOn
|
5 |
Datta, S, “Nanoscale device simulation: The Green’s function method,” Superlattices and Microstructures, 2000, 28, pp.253-278.
DOI
ScienceOn
|
6 |
Venugopal, R., Ren, Z., Datta, S., Lundstrom, M.S., and Jovanovic, D, “Simulating Quantum Transport in Nanoscale Transistors: Real versus Mode Space Approaches,” J.App. Phys, 92, 2002, pp.3730-3739.
DOI
ScienceOn
|