Browse > Article
http://dx.doi.org/10.5573/JSTS.2010.10.2.107

A Subthreshold Swing Model for Symmetric Double-Gate (DG) MOSFETs with Vertical Gaussian Doping  

Tiwari, Pramod Kumar (Centre for Research in Microelectronics (CRME), Department of Electronics Engineering, Institute of Technology, Banaras Hindu University)
Jit, S. (Centre for Research in Microelectronics (CRME), Department of Electronics Engineering, Institute of Technology, Banaras Hindu University)
Publication Information
JSTS:Journal of Semiconductor Technology and Science / v.10, no.2, 2010 , pp. 107-117 More about this Journal
Abstract
An analytical subthreshold swing model is presented for symmetric double-gate (DG) MOSFETs with Gaussian doping profile in vertical direction. The model is based on the effective conduction path effect (ECPE) concept of uniformly doped symmetric DG MOSFETs. The effect of channel doping on the subthreshold swing characteristics for non-uniformly doped device has been investigated. The model also includes the effect of various device parameters on the subthreshold swing characteristics of DG MOSFETs. The proposed model has been validated by comparing the analytical results with numerical simulation data obtained by using the commercially available $ATLAS^{TM}$ device simulator. The model is believed to provide a better physical insight and understanding of DG MOSFET devices operating in the subthreshold regime.
Keywords
DG MOSFET; ATLAS simulation; 2D potential; subthreshold swing; effective conduction path effect (ECPE); gaussian doped channel;
Citations & Related Records

Times Cited By SCOPUS : 6
연도 인용수 순위
1 R. Granzner, V. M. Polyakov, F. Schwierz, M. Kittler, and T. Doll, “On the suitability of DD and HD models for the simulation of nanometer double-gate MOSFETs,” Physica E: Low-dimensional Systems and Nanostructures, vol. 19, Issue 1-2, 2003, pp. 33-38.   DOI   ScienceOn
2 N. D. Jankovic and G. A. Armstrong, “Comparative analysis of the DC performance of DG MOSFETs on highly-doped and near-intrinsic silicon layers,” Microelectronics Journal, vol. 35, Issue 8, 2004, pp. 647-653.   DOI   ScienceOn
3 A. Kumar, J. Kedzierski, and S. E. Laux, “Quantum-based Simulation analysis of scaling in ultrathin body device structures,” Electron Devices, IEEE Transactions on, vol. 52, Issue 4, 2005; pp. 614-617.   DOI   ScienceOn
4 R H. Yan, A. Ourmazd and K. F. Lee, “Scaling the Si MOSFET: from bulk to SOI to bulk” Electron Devices, IEEE Transactions on, vol.39, Issue7, 1992, pp. 1704-10.   DOI   ScienceOn
5 K. Suzuki , T. Tanaka, Y. Tosaka, H. Horie and Y. Arimoto, “Scaling theory for double-gate SOI MOSFET's”, Electron Devices, IEEE Transactions on, vol. 40, Issue 12, 1993; pp. 2326-29.   DOI   ScienceOn
6 K. Suzuki , Y Kataoka , S Nagayama, C.W. Magee, T.H Buyuklimanli and T. Nagayama, “Analytical Model for Redistribution Profile of Ion-Implanted Impurities During Solid-Phase Epitaxy,” Electron Devices, IEEE Transactions on, vol. 54, Issue.2, 2007;pp. 262-271.   DOI   ScienceOn
7 S. Int., “ATLAS User manuals :A 2D numerical device simulator,” 2004.
8 S.M. Sze., Physics of Semiconductor Devices, 2nd ed: New York:Wiley, 1983.
9 Y. Feixia, M. C. Cheng and X. Jun, “High performance SOI DTMOS using a retrograde base with a low impurity surface channel,” presented at Semiconductor Device Research Symposium, International, 2001. pp.613-616.
10 G. Zhang, S. Zhibiao and Z. Kai, “Threshold Voltage Model of Short-Channel FD-SOI MOSFETs With Vertical Gaussian Profile”, Electron Devices, IEEE Transactions on, vol.55, Issue 3, 2008, pp. 803-09.   DOI   ScienceOn
11 A. Choudhury and P. Roy, “A Fairly Accurate Approximation to the Area Under Normal Curve,” Communications in Statistics - Simulation and Computation, vol. 38,Issue.7, 2009 pp. 1485 - 1492.   DOI
12 U. Monga and T. A. Fjeldly, “Compact Subthreshold Current Modeling of Short-Channel Nanoscale Double-Gate MOSFET,” Electron Devices, IEEE Transactions on, vol. 56, Issue 7, 2009 ,pp. 1533-1537.   DOI   ScienceOn
13 B. Diagne, F. Pregaldiny, C. Lallement, J.-M. Sallese, and F. Krummenacher, “Explicit compact model for symmetric double-gate MOSFETs including solutions for small-geometry effects,” Solid-State Electronics, vol. 52, Issue1., 2008; pp. 99-106.   DOI   ScienceOn
14 S. Bhattacherjee and A. Biswas, “Modeling of threshold voltage and subthreshold slope of nanoscale DG MOSFETs.” Semiconductor Science and Technology; vol.23, Issue 1, 2008, pp. 015010(8).
15 B. Agrawal, “Comparative scaling opportunities of MOSFET structures of giga scale integration (GSI)”,. Ph.D Thesis: Rensselare polytech. Inst. 1994, Troy, NY.
16 O. Moldovan, A. Cerdeira, D. Jimenez, J. P. Raskin, V. Kilchytska, D. Flandre, N. Collaert and B. Iniguez, “Compact model for highly-doped double-gate SOI MOSFETs targeting base band analog applications”, Solid-State Electronic, vol. 51, Issue 5, 2007, pp. 655-661.   DOI   ScienceOn
17 Y. Tosaka, K Suzuki and T Sugii, “Scaling-parameter-dependent model for subthreshold swing S in double-gate SOI MOSFET's”, Electron Devices, IEEE Transactions on, vol.15, Issue 11, 1994, pp. 466-68.   DOI   ScienceOn
18 Q. Chen, B. Agrawal and J. D. Meindl, “A comprehensive analytical subthreshold swing (S) model for double-gate MOSFETs. Electron Devices, IEEE Transactions on, vol. 49, Issue 6, 2002, pp. 1086-90.   DOI   ScienceOn
19 A. Dey, A. Chakravorty, V. DasGupta and A. DasGupta; “Analytical Model of Subthreshold Current and Slope for Asymmetric 4-T and 3-T Double-Gate MOSFETs”, Electron Devices, IEEE Transactions on, vol. 55, Issue12, 2008, pp.3442-49.   DOI   ScienceOn
20 A. Cerdeira, B. Iniguez and M. Estrada, “Compact model for short channel symmetric doped double-gate MOSFETs”, Solid-State Electronic; vol.52; Issue7, 2008, 1064-70.   DOI   ScienceOn
21 A. Cerdeira, O. Moldovan, B. Iniguez and M. Estrada, “Modeling of potentials and threshold voltage for symmetric doped double-gate MOSFETs”; Solid-State Electronic, vol. 52, Issue 5, 2008, pp. 830-37.   DOI   ScienceOn
22 J. P. Raskin, C. T. Ming, V. Kilchytska , D. Lederer and D. Flandre, “Analog/RF performance of multiple gate SOI devices: wideband simulations and characterization”, Electron Devices, IEEE Transactions on, vol.53, Issue 5, 2006, pp. 1088-95.   DOI   ScienceOn
23 X. Liang and Y. Taur, “A 2-D analytical solution for SCEs in DG MOSFETs”, Electron Devices, IEEE Transactions on, vol. 51, Issue 9, 2004, pp. 1385-1391.   DOI   ScienceOn
24 F. Balestra, S. Cristoloveanu, M. Benachir, J. Brini, and T. Elewa, “Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance,” Electron Device Letters, IEEE, vol. 8, Issue 9, 1987, pp. 410-412.   DOI   ScienceOn
25 L. Huaxin and Y. Taur, “An analytic potential model for symmetric and asymmetric DG MOSFETs,” Electron Devices, IEEE Transactions on., vol. 53, Issue 5, 2006, pp. 1161-1168.   DOI   ScienceOn
26 T. Tanaka, K. Suzuki, H Horie and T. Sugii, “Ultrafast operation of Vth adjusted $p^+-n^+$ double-gate SOI MOSFET's”, Electron Device Letters, IEEE, vol.15, Issue 10, 1994, pp.386-388.   DOI   ScienceOn
27 H. A. E. Hamid, J. R. Guitart and B. Iniguez, “Two-Dimensional Analytical Threshold Voltage and Subthreshold Swing Models of Undoped Symmetric Double-Gate MOSFETs”, Electron Devices, IEEE Transactions on, vol.54, Issue 6, 2007, pp. 1402-1408.   DOI   ScienceOn
28 B. Ray and S. Mahapatra, “Modeling of Channel Potential and Subthreshold Slope of Symmetric Double-Gate Transistor”, Electron Devices, IEEE Transactions on, vol. 56, Issue 2, 2009, pp. 260-66.   DOI   ScienceOn