1 |
S. Gupta and F.N. Najm, “Analytical model for high level power modeling of combinational and sequential circuits,” Proc. IEEE Alessandro Volta Memorial Workshop on Low-Power Design, pp.164-172, Mar. 1999.
|
2 |
S. Gupta and F.N. Najm, “Power modeling for high-level power estimation,” IEEE Trans. on VLSI systems, Vol.8, No.1, pp.18-29, Feb. 2000.
DOI
ScienceOn
|
3 |
G. Bernacchia and M.C. Papaefthymiou, “Analytical macromodeling for high-level power estimation,” Proc. Int. Conf. on Computer-Aided Design, pp.280-283, Nov. 1999.
|
4 |
Y. A. Durrani, T. Riesgo, F. Machado, “Statistical power estimation for resister transfer level,” Proc. Mixed Design of Integrated Circuits and Systems, pp.522-527, Jun. 2006.
|
5 |
M. Ohtsuki, M. Kawai, and M. Fukui, “An efficient algorithm for RTL power macro-modeling and library building,” IEICE Transactions on Electronics, Vol.E92-C, No.4, pp.500-507, Apr. 2009.
DOI
|
6 |
M. Anton, I. Colonescu, E. Macii, and M. Poncino, “Fast characterization of RTL power macromodels,” Proc. Int. Conf. on Electronics, Circuits and Systems, pp.1591-1594, Sep. 2001.
|
7 |
F. Klein, G. Araujo, R. Azevedo, R. Leao, and L.C.V. dos Santos, “A multi-model power estimation engine for accuracy optimization,” Proc. Int. Symp. on Low Power Electronics and Design, pp.280-285, Aug. 2007.
|
8 |
H. Kawauchi, T. Morikawa, R. Murashima, I. Taniguchi, and M. Fukui, “A new approach for RTL power macro-modeling,” Proc. Int. Tech. Conf. on Circuits/Systems, Computers and Communications, pp.1025-1027, Jul. 2009.
|