A Low-Power Register File with Dual-Vt Dynamic Bit-Lines driven by CMOS Bootstrapped Circuit |
Lee, Hyoung-Wook
(School of Electrical Engineering, Seoul National University)
Lee, Hyun-Joong (School of Electrical Engineering, Seoul National University) Woo, Jong-Kwan (School of Electrical Engineering, Seoul National University) Shin, Woo-Yeol (School of Electrical Engineering, Seoul National University) Kim, Su-Hwan (School of Electrical Engineering, Seoul National University) |
1 | N. Nintunze and G. Pham, "A register file with 8.4GHz throughput for efficient instruction scheduling in a Pentium 4 processor," In Proceedings of the 2006 symposium on VLSI circuits, pp. 188-189, 2006 |
2 | R. K. Krishnamurthy, A. Alvandpour, G. Balamurugan, N. R. Shanbhag, K. Soumyanath, S. Y. Borkar, "A 130-nm 6-GHz 256 32 bit leakage-tolerant register file," IEEE Journal of Solid-State Circuits, vol. SC-37, pp. 624–632, May 2002 |
3 | H.-W. Lee, H. Lee, J.-K. Woo, W.-Y. Shin, M. Kim, and S. Kim, "Low-power 256×40-bit register file with dual-Vt dynamic bit-lines," In the Proceedings of the Korean conference on semi-conductor, pp. 681-682, February 2008 |
4 | S. Heo, K. Barr, M. Hampton, and K. Asnovic, "Dynamic fine-grain leakage reduction using leakage-biased bitlines," In Proceedings of the international symposium on computer architecture, pp. 137-147, May 2002 |