1 |
T. K. Chiang, M. L. Chen, and H. K. Wang, "A new Two-dimensional model for Dual Material Surrounding Gate (DMSG) MOSFET's", IEEE Conference on Electron Devices and Solid-state Circuits, vol. 20, pp. 597-600, 2007
DOI
|
2 |
N. B.Balamurugan, K. Sankaranarayanan, and M. Suguna, "A New Scaling Theory for the Effective Conducting Path Effect of Dual Material Surrounding Gate Nanoscale MOSFETs", Journal of Semiconductor Technology and Science, vol. 8, no. 1, pp.92-97, 2008
DOI
ScienceOn
|
3 |
K. K. Young, "Analysis of Conduction in Fully Depleted SOI MOSFETs", IEEE transactions on Electron Devices, vol. 36, No. 3, pp. 504-506, 1989
DOI
ScienceOn
|
4 |
A. Kranti, Rashmi, S. Haldar, and R. S. Gupta, "Design and Optimization of Vertical Surrounding Gate MOSFETs for Enhanced transconductance-to-current ratio ( )", Solid-state Electronics, vol. 47, pp. 153-159, 2003
|
5 |
K. Rajendran and G. S. Samudra, "Modeling of transconductance-to-current ratio ( ) analysis on double-gate SOI MOSFETs", Journal of Semi-conductor Science and Technology, vol. 15, pp. 139-144, 2000
DOI
ScienceOn
|
6 |
J. T. Park, and J. P. Colinge, "Multi-gate SOI MOSFETs: device design guidelines", IEEE Tran-sactions on Electron Devices, vol. 49, no. 12, pp. 2222-2229, 2002
DOI
ScienceOn
|
7 |
N. B. Balamurugan, K. Sankaranarayanan, P. Amutha, and M. Fathima John, "An Analytical Modeling of Threshold and Subthreshold Swing on Dual Material Surrounding Gate Nanoscale MOSFETs for high speed Wireless Communication", Journal of Semiconductor Technology and Science, vol. 8, no. 3, pp. 221-226, 2008
DOI
ScienceOn
|
8 |
M. J. Kumar, A. A. Orouji, and H. Dhakad, "New Dual-Material Surrounding Gate Nanoscale MOSFET: Analytical Threshold-Voltage mode", IEEE tran¬sactions on Electron Devices, vol. 53, no. 4, pp. 920-923, 2006
DOI
ScienceOn
|
9 |
MEDICI 4.0 User’s Manual, Technological Modeling Associates, Palo Alto, CA, 1997
|
10 |
D. Flandre, L. F. Ferreira, P. G. A. Jespers, and J. P. Colinge, "Modeling and Applications of Fully Depleted SOI MOSFETs for low voltage, low power analogue CMOS circuits", Solid-State Electronics, vol. 39, no.4, pp. 455-460, 1996
DOI
ScienceOn
|