A 1.2 V 7-bit 1 GS/s CMOS Flash ADC with Cascaded Voting and Offset Calibration |
Jang, Young-Chan
(Postech, Dep. EE)
Bae, Jun-Hyun (Postech, Dep. EE) Lee, Ho-Young (Samsung Electronics Co., Ltd.) You, Yong-Sang (Samsung Electronics Co., Ltd.) Kim, Jae-Whui (Samsung Electronics Co., Ltd.) Sim, Jae-Yoon (Postech, Dep. EE) Park, Hong-June (Postech, Dep. EE) |
1 | Cheng-Chung Hsu, et al, "A 7b 1.1 GS/s Reconfigurable Time-Interleaved ADC in 90 nm CMOS," VLSI Circuits, 2007 IEEE Symposium on, 14-16 June 2007 Page(s):66 - 67 |
2 | G. M. Yin, F. Op't Eynde, and W. Sansen, "A High Speed CMOS Comparator with 8-bit Resolution," IEEE JSSC, Vol. 27, No. 2, pp. 208-211, Feb. 1992 |
3 | C. K. Yang, V. Stojanovic, S. Modjtahedi, M. A. Horowitz, and W. F. Ellersick, "Serial-link transceiver based on 8-Gsamples/s A/D and D/A converters in 0.25 CMOS," IEEE JSSC, Vol. 36, No. 11, pp. 1684-1692, Nov. 2001 |
4 | K. J. Wong and C. K. Yang, "Offset Compensation in Comparators With Minimum Input-Referred Supply Noise," IEEE JSSC, Vol. 39, No. 5, pp. 837-840, May 2004 |
5 | B. Verbruggen, et al, "A 7.6 mW 1.75 GS/s 5 bit flash A/D converter in 90 nm digital CMOS," VLSI Circuits, 2008 IEEE Symposium on, pp. 14-15, 18-20 June 2008 |
6 | P. C. S. Scholtens and M. Vertregt, "A 6-b 1.6-Gsample/s flash ADC in -0.18- CMOS using averaging termination," IEEE JSSC, Vol. 37, No. 12, pp. 1599-1609, Dec. 2002 |
7 | M. Choi and A. A. Abidi, "A 6-b 1.3 GSample/s A/D converter in 0.35- CMOS," IEEE JSSC, Vol. 36, No. 12, pp. 1847-1858, Dec. 2001 |
8 | G. Geelen, "A 6-bit 1.1 Gsample/s CMOS A/D converter," IEEE ISSCC, pp. 128-129, Feb. 2001 |
9 | Sanghoon Hwang and Minkyu Song, "A Low-Noise and Small-Size DC Reference Circuit for High Speed CMOS A/D Converters," Journal of Semiconductor Technology and Science, Vol. 7, No. 1, pp. 43-50, Mar., 2007 과학기술학회마을 DOI ScienceOn |
10 | C. W. Mangelsdort, "A 400-MHz Input Flash Converter with Error Correction," IEEE JSSC, Vol. 25, No. 1, pp. 184-191, 1990 |