Browse > Article
http://dx.doi.org/10.5573/JSTS.2007.7.4.287

Poly-crystalline Silicon Thin Film Transistor: a Two-dimensional Threshold Voltage Analysis using Green's Function Approach  

Sehgal, Amit (Department of Physics and Electronics, Hansraj College, University of Delhi)
Mangla, Tina (Semiconductor Device Research Laboratory, Department of Electronic Science, University of Delhi south Campus)
Gupta, Mridula (Semiconductor Device Research Laboratory, Department of Electronic Science, University of Delhi south Campus)
Gupta, R.S. (Semiconductor Device Research Laboratory, Department of Electronic Science, University of Delhi south Campus)
Publication Information
JSTS:Journal of Semiconductor Technology and Science / v.7, no.4, 2007 , pp. 287-298 More about this Journal
Abstract
A two-dimensional treatment of the potential distribution under the depletion approximation is presented for poly-crystalline silicon thin film transistors. Green's function approach is adopted to solve the two-dimensional Poisson's equation. The solution for the potential distribution is derived using Neumann's boundary condition at the silicon-silicon di-oxide interface. The developed model gives insight into device behavior due to the effects of traps and grain-boundaries. Also short-channel effects and drain induced barrier lowering effects are incorporated in the model. The potential distribution and electric field variation with various device parameters is shown. An analysis of threshold voltage is also presented. The results obtained show good agreement with simulated results and numerical modeling based on the finite difference method, thus demonstrating the validity of our model.
Keywords
Poly-silicon TFT; modeling; grainboundary effects; short channel effects; drain-induced barrier lowering;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Z. Meng, M. Wang and M. Wong, 'High performance low temperature metal induced unilaterally crystallized polycrystalline silicon thin film transistor for system-on-panel applications,' IEEE Trans. Electron Devices, vol.47,pp.404-409,2000   DOI   ScienceOn
2 N. Yamauchi, U. Hajjar and R. Raif, 'Polysilicon thin-film transistors with channel length and width comparable to or smaller than the grain size of the thin-film,' IEEE Trans. Electron Devices, vol. 38, pp. 55-59,1991   DOI   ScienceOn
3 S. Chopra and R.S. Gupta, 'An analytical model for current voltage characteristics of short geometry poly Si thin film transistor,' Semiconductor Science and Technology, vol.15, pp. 1065,2000   DOI   ScienceOn
4 H.N. Chern, C.L. Lee, T.F. Lei, 'An analytical model for the above threshold characteristics of polysilicon thin film transistors,' IEEE Trans. Electron. Devices, vol. 42, pp. 1240 -1246,1995   DOI   ScienceOn
5 S. Chopra and R.S. Gupta, 'Modeling of short geometry polycrystalline silicon thin film transistor,' IEEE Trans. Electron. Devices, vol. 47, pp. 2444,2000   DOI   ScienceOn
6 J.Y. Guo and C.Y. Wu, 'A new 2-D analytic threshold voltage model for fully-depleted shortchannel SOl MOSFETs,' IEEE Trans. Electron Devices, vol. 40, pp. 1653-1661, 1993   DOI   ScienceOn
7 S. Jagar, C. F. Cheng, S. Zhang, H. Wang, M. C. Poon, C. W. Kok and M. Chan, 'A SPICE model for thin-film transistors fabricated on grainenhanced polysilicon film,' vol. 50, pp. 1103-8, 2003
8 K.R. Olasupo and M.K. Hatalis, 'Leakage current mechanism in sub-micron poly-silicon thin-film transistors,' IEEE Trans Electron Devices, vol. 43, pp. 1218-1223, 1996   DOI   ScienceOn
9 J. D. Jackson, Classical Electrodynamics, John Wiley & Sons, Inc. 1975
10 T. Serikawa, S. Shirai, A. Okamoto, S. Suyama, 'A model of current-voltage characteristics in polycrystalline silicon thin film transistor,' IEEE Trans. Electron. Devices, vol. 34, pp. 321-324, 1987   DOI   ScienceOn
11 S. Inoue, H. Kawai, S. Kanbe, T. Saeki and T. Shimoda, 'High-resolution microencapsulated electrophoretic display (EDP) driven by poly-Si TFT with four-level grayscale,' IEEE Trans. Electron Devices, vol. 49, pp. 1532-1539,2002   DOI   ScienceOn
12 P. Lin, J. Guo, and C. Wu, 'A quasi two dimensional analytical model for the tum on characteristics of polysilicon thin film transistors,' IEEE Trans. Electron Devices, vol. 37,pp.2463,1990
13 G.A. Bhat, H.S. Kwok and M. Wong, 'Behavior of the drain leakage current in metal induced laterally crystallized thin-film transistors,' Solid State Electron., vol. 44, pp. 1321-1324,2000   DOI   ScienceOn
14 T. Noguchi, 'Appearance of single-crystal properties in fine-patterned Si thin-film transistors (TFTs) by solid phase crystallization (SPC),' Jpn. J. Appl. Phys., vol. 32, pp.1584-1587, 1993   DOI   ScienceOn
15 S. Bindra, S. Haldar, and R.S. Gupta, 'Charge sheet model of a polysilicon thin film transistor,' Microelectronic Eng., vol. 60, pp. 381,2002   DOI   ScienceOn
16 T. Yamanaka, 'Advanced TFT SRAM cell technology using a phase shift lithography,' IEEE Trans. Electron Devices, vol. 42, pp. 1305-1313, 1995   DOI   ScienceOn
17 S. Chopra and R.S. Gupta, 'An analytical model for tum on characteristics of short channel polycrystalline silicon thin film transistor for circuit simulation,' Microelectronic Eng., vol. 54, pp. 263,2000   DOI   ScienceOn
18 G. Baccarani, B. Ricco and G. Spadini, 'Transport properties of polycrystalline silicon films,' J. Appl. Phys., vol. 49, pp. 5565-5570, 1978   DOI   ScienceOn
19 T. Kaneko, '400-dpi integrated contact type linear image sensors with Poly-Si TFTs analog read out circuits and dynamic shift registers,' IEEE Trans. Electron Devices, vol. 38, pp.1086-1093, 1991   DOI   ScienceOn
20 M. Cao, T. Zhao, K. Saraswat, and J. Plummer, 'A simple EEPROM cell using twin polysilicon thin-film transistors,' IEEE Electron Device Lett., vol. 15,pp.304, 1994   DOI   ScienceOn
21 Atlas User Manual Device Simulator, Silvaco International 2000
22 G. Yang, S. Hur, C. Kim, and C. Han, 'A physical based analytical tum on model of polysilicon thin film transistors for circuit simulation,' in IEDM Tech. Dig., pp. 953, 1995
23 S. M. Sze, Physics of Semiconductor Devices, John Wiley & Sons, 1981
24 S. Zhang, C. Zhu, J. K. O. Sin, J. N. Li and P. K. T. Mok, 'Ultra-thin elevated channel poly-Si TFT technology for fully-integrated AMLCD system on glass,' IEEE Trans. Electron Devices, vol. 47, pp. 569-574,2000   DOI   ScienceOn
25 G. Fortunato and P. Migliorato, 'Model for the above threshold characteristics and threshold voltage in poly crystalline silicon transistors,' J. Appl. Phys., vol. 68, pp. 2463, 1990   DOI
26 J.Y.W. Seto, The electrical properties of polycrystalline silicon films, J. Appl. Phys., vol. 46,pp. 5247-5254,1975   DOI   ScienceOn
27 S. Bindra, S. Haldar and R.S. Gupta, 'Gate capacitance characteristics of a poly-Si thin film transistor,' Solid-State Electron., vol. 48, pp. 675, 2004   DOI   ScienceOn
28 K. Ono, T. Aoyama, N. Konishi, K. Miyata, 'Analysis of current - voltage characteristics of low temperature processed polysilicon thin film transistors,' IEEE Trans. Electron Devices, vol. 39, pp. 792 - 801,1992   DOI   ScienceOn