A SSN-Reduced 5Gb/s Parallel Transmitter |
Lee, Seon-Kyoo
(Department of Electrical Engineering, Pohang University of Science and Technology)
Kim, Young-Sang (Department of Electrical Engineering, Pohang University of Science and Technology) Park, Hong-June (Department of Electrical Engineering, Pohang University of Science and Technology) Sim, Jae-Yoon (Department of Electrical Engineering, Pohang University of Science and Technology) |
1 | C. S. Choy, M. H. Ku, and C. F. Chan, 'A low power-noise output driver with an adaptive characteristic applicable to a wide range of loading conditions,' IEEE J. Solid-State Circuits, vol. 32, pp. 913-917, Jun. 1997 DOI ScienceOn |
2 | C. Chen, and B. Curran, 'Switching Codes for Delta-I Noise Reduction,' IEEE Trans. on Computers, vol. 45, pp. 1017-1021, Sep. 1996 DOI ScienceOn |
3 | T. Sato, Y. Nishio, T. Sugano, and Y. Nakagome, '5Gbyte/s data transfer scheme with bit-to-bit skew control for synchronous DRAM,' Symposium on VLSI Cir. Dig. Tech Papers, pp. 6465, 1998 |
4 | B. Lau, Y. Chan, A Moncayo, J. Ho, M. Allen, J. Salmon,J. Liu, M. Muthal, C. Lee, T. Nguyen, B. Horine, M. Leddige, K. Huang, J. Wei, L. Yu, R. Tarver, Y. Hsia, R. Vu, E. Tsern, H. Liaw, J. Hudson, D. Nguyen, K. Donnelly, and R. Crisp, 'A 2.6-Gbyte/s multipurpose chip-to-chip interface,' IEEE J. Solid-State Circuits, vol. 33, pp. 1617-1626, Nov. 1998 DOI ScienceOn |
5 | M. Stan, and W. Burleson, 'Bus-invert coding for low-power I/O,' IEEE Trans. VLSI Systems, vol. 3, pp. 49-58, Mar. 1995 DOI ScienceOn |
6 | P. Heydari, and M. Pedram, 'Ground Bounce in Digital VLSI Circuits,' IEEE Trans. on VLSI Systems, vol. 11, pp. 180-193,Apr. 2003 DOI ScienceOn |
7 | ANieuwland, A Katoch, D. Rossi, and C. Metra, 'Coding Techniques for Low Switching Noise in Fault Tolerant Busses,' IEEE International OnLine Testing Symp., pp. 183-189,2005 |
8 | R. Senthinathan and J. L. Prince, 'Application specific CMOS output driver circuit design techniques to reduce simultaneous switching noise,' IEEE J. Solid-State Circuits,, vol. 28, pp. 1383-1388, Dec. 1993 DOI ScienceOn |
9 | M. Stan, and W. Burleson, 'Low-power encodings for global communication in cmos VLSl,' IEEE Trans. VLSI Syst, vol. 5, pp. 49-58, Dec. 1997 |
10 | A Widmer, and P. Franaszek, 'A de-balanced, partitioned-block, 8B/10B transmission code,' IBM J. Res. And Develop., vol. 27, pp. 440-451, Sep. 1983 DOI ScienceOn |
11 | J. Y. Sim, 'Segmented group-inversoin coding for parallel links,' IEEE Trans. on Circuits and Systems-II, vol. 54, pp. 328-332, Apr. 2007 DOI ScienceOn |
12 | S. Jou, S. Kuo, J. Chiu, and T. Lin, 'Low switching noise and load-adaptive output buffer design techniques,' IEEE J. Solid-State Circuits,, vol. 36, pp. 1239-1249,Aug. 2001 DOI ScienceOn |