1 |
D. Foley et al., 'CMOS DLL-Based 2V 3.2ps Jitter 1GHz Clock Synthesizer and Temperature-Compensated Tunable Oscillator,' IEEE J. Solid-State Circuits, pp. 417-423, Mar., 2001
DOI
ScienceOn
|
2 |
R. Farjad-rad et al., 'A 0.2-2GHz 12mW Multiplying DLL for Low-Jitter Clock Synthesis in Highly-Integrated Data Communication Chips,' ISSCC Dig. Tech. Papers, pp. 76-77, Feb., 2002
DOI
|
3 |
C. Kim et al., 'Low-Power Small-Area Jitter 1GHz DLL-based Clock Generator,' ISSCC Dig. Tech. Papers, pp. 142-143, Feb., 2002
DOI
|
4 |
J. Kim et al., 'A CMOS DLL-based 120MHz to 1.8GHz clock generator for dynamic frequency scaling,' ISSCC Dig. Tech. Papers, pp. 516-517, Feb. 2005
DOI
|
5 |
M. Johnson and E. Hudson, 'A variable delay line PLL for CPU-coprocessor synchronization,' IEEE J. Solid-State Circuits, vol. 23, no. 10, pp. 1218?1223, Oct. 1988
DOI
ScienceOn
|
6 |
B. Kim et al., 'PLL/DLL system noise analysis for low-jitter clock synthesizer design,' in Proc. ISCAS, June 1994, pp. 151?154
|
7 |
G. Chien et al., 'A 900MHz Local Oscillator Using a DLL-Based Frequency Multiplier Technique for PCS Applications,' ISSCC Dig. Tech. Papers, pp. 202-203, Feb., 2000
DOI
|
8 |
S. Sidiropoulos et al., 'Adaptive bandwidth DLLs and PLLs using regulated supply CMOS Buffers,' Symp. VLSI Circuits Dig. 14, pp. 124 - 127, June 2000
DOI
|
9 |
Seung-Jun Bae et al., 'A VCDL-Based 60-760MHz Dual-Loop DLL With Infinite Phase-Shift Capability and Adaptive-Bandwidth Scheme.', IEEE J. Solid-State Circuits, vol. 40, NO. 5, MAY 2005
DOI
ScienceOn
|