Browse > Article

An Implementation Method of Cycle Accurate Simulator for the Design of a Pipelined DSP  

Park, Hyeong-Bae (Dept. of Electronics Engineering Pusan National Univ.)
Park, Ju-Sung (Dept. of Electronics Engineering Pusan National Univ.)
Kim, Tae-Hoon (Dept. of Electronics Engineering Pusan National Univ.)
Chi, Hua-Jun (Dept. of Electronics Engineering Pusan National Univ.)
Publication Information
JSTS:Journal of Semiconductor Technology and Science / v.6, no.4, 2006 , pp. 246-251 More about this Journal
Abstract
In this paper, we introduce an implementation method of the CBS (Cycle Base Simulator), which describes the operation of a DSP (Digital Signal Processor) at a pipeline cycle level. The CBS is coded with C++, and is verified by comparing the results from the CBS and HDL simulation of the DSP with the various test vectors and application programs. The CBS shows the data about the internal registers, status flags, data bus, address bus, input and output pin of the DSP, and also the control signals at each pipeline cycle. The developed CBS can be used in evaluating the performance of the target DSP before the RTL(Register Transfer Level) coding as well as a reference for the RTL level design.
Keywords
Cycle accurate simulator; co-simulation; pipelined DSP;
Citations & Related Records
연도 인용수 순위
  • Reference
1 R. Voith, 'The $PowerPC^{TM}$ 603 C++ $Verilog^{TM}$ Interface Model,' Digest of papers-Spring compCon 94, IEEE Computer Society Press, pp. 337-340, March 1994   DOI
2 Moon Gyung Kim, Byung In Moon, Sang Jun An, 'Implementation of a Cycle-based Simulator for the Design of a Processor Core', AP-ASIC '99 IEEE, pp. 108-111, Aug. 1999   DOI
3 Luc Semeria, Abhijit Ghosh, 'Methodology for Hardware/Software Co-verification in C/C++,' Design Automation Conference, pp. 405- 408, Jan. 2000   DOI
4 Mayan Moudgill, 'Techniques for Implementing Fast Processor Simulators,' Simulation Symposium 31st Annual, pp. 83-90, April 1998   DOI
5 Stuart Sutherland, 'The Verilog PLI handbook : a user's guide and comprehensive reference on the Verilog programming language interface,' Kluwer Academic Publishers, 1993
6 Mittra Swapnajit, 'Principles of Verilog PLI,' Kluwer Academic Publishers, 1999
7 Guillermo Maturana, James L. Ball, Jeffery Gee, 'Incas: A Cycle Accurate Model of $UltraSPARC^{TM}$,' Computer Design IEEE, pp. 130-135, Oct. 1995   DOI
8 Lisa Guerra, Joachim Fitzner, Dipankar Talukdar 'Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification,' Design Automation Conference IEEE, pp. 364-369, June 1999   DOI
9 P. Bose, T. M. Conte, T. M. Austin, 'Challenges in processor modeling and validation,' Micro, IEEE, Volume 19, Issue 3, pp. 9-14, May-June 1999   DOI   ScienceOn
10 A. Nohl, G. Braun, O. Schliebusch, R. Leupers, H. Meyr, A. Hoffmann, 'A Universal Technique for Fast and Flexible Instruction-Set Architecture Simulation,' Design Automation Conference 39th, pp. 22-27, June 2002   DOI
11 A. Hoffmann, T. Kogel, A. Nohl, G. Braun, O. Schliebusch, O. Wahlen, A. Wieferink, H. Meyr, 'A Novel Methodology for the Design of Application-Specific Instruction-Set Processors (ASIPs) Using a Machine Description Language,' Computer-Aided Design of Integrated Circuits and Systems, pp. 1338-1354, Nov. 2001   DOI   ScienceOn