Physics-based Algorithm Implementation for Characterization of Gate-dielectric Engineered MOSFETs including Quantization Effects |
Mangla, Tina
(Semiconductor Device Research Laboratory, Department of Electronic Science, University of Delhi South Campus)
Sehgal, Amit (Department of Physics and Electronics, Hansraj College, University of Delhi) Saxena, Manoj (Department of Electronics, Deen Dayal Upadhyaya College, University of Delhi) Haldar, Subhasis (Department of Physics, Motilal Nehru College, University of Delhi) Gupta, Mridula (Semiconductor Device Research Laboratory, Department of Electronic Science, University of Delhi South Campus) Gupta, R.S. (Semiconductor Device Research Laboratory, Department of Electronic Science, University of Delhi South Campus) |
1 | D. A. Buchanan, 'Scaling the gate dielectric: materials, integration and reliability,' IBM J. Res. Dev., vol. 43, pp. 245-249, 1999 DOI |
2 | N. D. Arora, 'MOSFET models for VLSI circuit simulation,' Theory and practice, Springer-Verlag, 1993 |
3 | C. L Huang and N. D. Arora, 'Characterization and modeling of the n-and p-channel MOSFETs inversionlayer mobility in the range ,'Solid State Electronics, vol. 37, pp. 97-103, 1994 DOI ScienceOn |
4 | C. H. Choi, P. R. Chidambaram, R. Khamankar, C. F. Machala, Z. Yu and R. W. Dutton, 'Dopant profile and gate geometric effects on polysilicon gate depletion inscaled MOS,' IEEE Trans. Electron Devices, vol. 49, pp.1227-1231, 2002 DOI ScienceOn |
5 | The MOS model, level 1102, Philips Research Laboratories. Available from: www.semiconductors.philips.com/philips_models, 2004 |
6 | T. Mangla, A. Sehgal, M. Saxena, S. Haldar, M. Gupta and R. S. Gupta, 'Optimization of gate stack MOSFETs with quantization effects,' Journal of Semiconductor Technology and Science, vol. 4, no.3, pp. 228-239, 2004 |
7 | M. J. Van Dort, P. H. Woerlee and A. J. Walker, 'A simple model for quantization effects in heavilydoped silicon MOSFETs at inversion conditions,' Solid State Electronics, vol. 37, pp. 411-414, 1994 DOI ScienceOn |
8 | M. M. A. Hakim and A. Haque, 'Accurate modeling of gate capacitance in deep submicron MOSFETs with high-k gate dielectrics,' Solid State Electronics, vol. 48, pp. 1095-1100, 2004 DOI ScienceOn |
9 | Y. Ohkura, 'Quantum effects in Si n-MOS inversion layer at high substrate concentration,' Solid State Electronics, vol. 33, pp. 1581-1585, 1990 DOI ScienceOn |
10 | F. Pregaldiny, C. Lallement, R. V. Langevelde and D.Mathiot, 'An advanced explicit surface potential model physically accounting for the quantization effects in deep-submicron MOSFETs,' Solid State Electronics, vol. 48, pp. 427-435, 2004 DOI ScienceOn |
11 | G. D. Wilk, R. M. Wallace and J. M. Anthony, 'High-k gate dielectrics: Current status and materials properties considerations,' J. Appl. Phys., vol. 89, pp. 5243-5275, 2001 DOI ScienceOn |
12 | G. Baccarani and M. R. Worderman, 'Transconductance degradation in thin-oxide MOSFETs,' IEEE Trans. Electron Devices, vol. 30, pp1295-1304, 1983 DOI |
13 | C. A. Richter, A. R. Hefner and E. M. Vogel, 'A comparison of quantum-mechanical capacitance-voltage simulators,' IEEE Trans. Electron Device Letters, vol.22, pp. 35-37, 2001 DOI ScienceOn |
14 | T. Janik and B. Majkusiak, 'Influence of carrier energy quantization on threshold voltage of metal-oxidesemiconductor transistor,' J. Appl. Phys., vol. 75, pp. 5186-5190, 1994 DOI ScienceOn |
15 | R. Versari and B. Ricco, 'Scaling of maximum capacitance of MOSFET with ultra-thin oxide,' Electronic letters, vol. 34, pp. 2175-2176, 1998 DOI |
16 | International Technology Roadmap for Semiconductors. Semiconductor Industry Association (SIA), 2003 Edition |
17 | F. Stern, 'Self-consistent results for n-Type Si inversion layers,' Phys. Rev. B., vol. 5, pp. 4891-4899, 1972 DOI |
18 | T. Ando, A. B. Fowler and F. Stern, 'Electronic properties of two-dimensional systems,' Rev. Mod. Phys., vol. 54, pp. 437-672, 1982 DOI |