Browse > Article
http://dx.doi.org/10.6113/JPE.2018.18.2.418

Development of a Switched Diode Asymmetric Multilevel Inverter Topology  

Karthikeyan, D. (Department of Electrical and Electronics Engineering, SRM Institute of Science and Technology)
Krishnasamy, Vijayakumar (Department of Electrical and Electronics Engineering, SRM Institute of Science and Technology)
Sathik, Mohd. Ali Jagabar (Department of Electrical and Electronics Engineering, SRM Institute of Science and Technology)
Publication Information
Journal of Power Electronics / v.18, no.2, 2018 , pp. 418-431 More about this Journal
Abstract
This paper presents a new asymmetrical multilevel inverter with a reduced number of power electronic components. The proposed multilevel inverter is analyzed using two different configurations: i) First Configuration (with a switched diode) and ii) Second Configuration (without a switched diode). The presented topologies are compared with recent multilevel inverter topologies in terms of number of switches, gate driver circuits and blocking voltages. The proposed topologies can be cascaded to generate the maximum number of output voltage levels and they are suitable for high voltage applications. Various power quality issues are addressed for both of the configurations. The proposed 11-level inverter configuration is simulated using MATLAB and it is validated with a laboratory based experimental setup.
Keywords
Asymmetric cascaded multilevel inverter; Nearest level modulation; Reduced switches; Total harmonic distortion;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 L. Maharjan, S. Inoue, H. Akagi, and J. Asakura. "State-ofcharge (SOC)-balancing control of a battery energy storage system based on a cascade PWM converter," IEEE Trans. Power Electron, Vol. 24, No. 6, pp. 1628-1636, Jun. 2009.   DOI
2 K. Himour, K. Ghedamsi, and E. M. Berkouk, "Supervision and control of grid connected PV-Storage systems with the five level diode clamped inverter," Energy Conversion and Management, Vol. 77, pp. 98-107, Oct. 2013.
3 M. F. Escalante, J.-.C. Vannier, and A. Arzande, "Flying capacitor multilevel inverters and DTC motor drive applications," IEEE Trans. Ind. Electron, Vol. 49, No. 4, pp. 809-815, Aug. 2002.   DOI
4 K. Ramani, M. A. J. Sathik, and S. Sivakumar, "A new symmetric multilevel inverter topology using single and double source sub-multilevel inverters," J. Power Electron., Vol. 15, No. 1, pp. 96-105, Jan. 2015.   DOI
5 A. Mokhberdoran and A. Ajami. "Symmetric and asymmetric design and implementation of new cascaded multilevel inverter topology," IEEE Trans. Power Electron., Vol. 29, No. 2, pp. 6712-6724, Dec. 2014.   DOI
6 R. S. Alishah, S. H. Hosseini, E. Babaei, and M. Sabahi, "Optimal design of new cascaded switch-ladder multilevel inverter structure," IEEE Trans. Ind. Electron., Vol. 29, No. 12, pp. 6712-6724, Dec. 2014.
7 R. Samanbakhsh and A. Taheri, "Reduction of power electronic components in multilevel converters using new switched capacitor-diode structure," IEEE Trans. Ind. Electron., Vol. 63, No. 11, pp. 7204-7214, Nov. 2016.   DOI
8 E. Babaei and S. S. Gowgani, "Hybrid multilevel inverter using switched capacitor units," IEEE Trans. Ind. Electron., Vol. 61, No. 9, pp. 4614-4621, Sep. 2014.   DOI
9 A. Farakhor, R. Reza Ahrabi, H. Ardi, and S. N. Ravadanegh, "Symmetric and asymmetric transformer based cascaded multilevel inverter with minimum number of components," IET Power Electron., Vol. 8, No. 6, pp. 1052-1060, Jun. 2015.   DOI
10 J. S. Choi and F. S. Kang, "Seven-level PWM inverter employing series-connected capacitors paralleled to a single DC voltage source," IEEE Trans. Ind. Electron., Vol. 62, No. 6, pp. 3448-3459, Jun. 2015.   DOI
11 E. Babaei and S. H. Hosseini., "New cascaded multilevel inverter topology with minimum number of switches," Energy Conversion and Management, Vol. 50, No. 11, pp. 2761-2767, Jul. 2009.   DOI
12 E. Babaei, M. F. Kangarlu, and M. Sabahi, "Extended multilevel converters: An attempt to reduce the number of independent DC voltage sources in cascaded multilevel converters," IET Power Electron., Vol. 7, No. 1, pp. 157-166, Jan. 2014.   DOI
13 K. K. Gupta and S. Jain. "Topology for multilevel inverters to attain maximum number of levels from given DC sources," IET Power Electron., Vol. 5, No. 4, pp. 435-446, Apr. 2012.   DOI
14 M. F. Kangarlu and E. Babaei, "Cross-switched multilevel inverter: an innovative topology," IET Power Electron., Vol. 6, No. 4, pp. 642-651, Apr. 2013.   DOI
15 M. F. Kangarlu and E. Babaei, "A generalized cascaded multilevel inverter using series connection of submultilevel inverters," IEEE Trans. Power Electron., Vol. 28, No. 2, pp. 625-636, Feb. 2013.   DOI
16 M. Perez, J. Rodriguez, J. Pontt, and S. Kouro, "Power distribution in hybrid multi-cell converter with nearest level modulation," IEEE International Symposium on Ind. Electron, pp. 736-741, 2007.
17 Y. Ounejjar, K. Al-Haddad, and L. A. Dessaint, "A novel six-band hysteresis control for the packed U cells seven-level converter: Experimental validation," IEEE Trans. Ind. Electron., Vol. 59, No. 10, pp. 3808-3816, Oct. 2012.   DOI
18 K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu, and S. Jain, "Multilevel inverter topologies with reduced device count: A review," IEEE Trans. Power Electron., Vol. 31, No. 1, pp. 135-151, Jan. 2016.   DOI
19 S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. Franquelo, B. Wu, J. Rodriguez, M. Perez, and J. Leon., "Recent advances and industrial applications of multilevel converters," IEEE Trans. Ind. Electron., Vol. 57, No. 8, pp. 2553-2580, Aug. 2010.   DOI
20 R. S. Alishah, D. Nazarpour, S. H. Hosseini, and M. Sabahi, "New hybrid structure for multilevel inverter with fewer number of components for high-voltage levels," IET Power Electron., Vol. 7, No. 1, pp. 96-104, Jan. 2014.   DOI
21 E. Samadaei, S. A. Gholamian, A. Sheikholeslami, and J. Adabi, "An envelope type (E-type) module: Asymmetric multilevel inverters with reduced components," IEEE Trans. Ind. Electron., Vol. 63, No. 11, pp. 7148-7156, Nov. 2016.   DOI
22 M. A. J. Sathik, S. H. E. A. Aleem, R. Kannan, and A. F. Zobaa, "A new switched DC-link capacitor-based multilevel converter (SDC2MLC)," Electric Power Components and Systems, Vol. 45, No. 9, pp. 1001-1015, Jun. 2017.   DOI
23 Y. Ye, K. W. E. Cheng, J. Liu, and K. Ding, "A step-up switched-capacitor multilevel inverter with self-voltage balancing," IEEE Trans. Ind. Electron, Vol. 61, No. 12, pp. 6672-6680, Dec. 2014.   DOI