Browse > Article
http://dx.doi.org/10.6113/JPE.2017.17.5.1231

Design of a High-performance High-pass Generalized Integrator Based Single-phase PLL  

Kulkarni, Abhijit (Department of Electrical and Computer Engineering, University of Illinois at Chicago)
John, Vinod (Department of Electrical Engineering, Indian Institute of Science)
Publication Information
Journal of Power Electronics / v.17, no.5, 2017 , pp. 1231-1243 More about this Journal
Abstract
Grid-interactive power converters are normally synchronized with the grid using phase-locked loops (PLLs). The performance of the PLLs is affected by the non-ideal conditions in the sensed grid voltage such as harmonics, frequency deviations and the dc offsets in single-phase systems. In this paper, a single-phase PLL is presented to mitigate the effects of these non-idealities. This PLL is based on the popular second order generalized integrator (SOGI) structure. The SOGI structure is modified to eliminate the effects of input dc offsets. The resulting SOGI structure has a high-pass filtering property. Hence, this PLL is termed as a high-pass generalized integrator based PLL (HGI-PLL). It has fixed parameters which reduces the implementation complexity and aids in the implementation in low-end digital controllers. The HGI-PLL is shown to have the lowest resource utilization among the SOGI based PLLs with dc cancelling capability. Systematic design methods are evolved leading to a design that limits the unit vector THD to within 1% for given non-ideal input conditions in terms of frequency deviation and harmonic distortion. The proposed designs achieve the fastest transient response. The performance of this PLL has been verified experimentally. The results agree with the theoretical prediction.
Keywords
Current control; DC offsets; Distributed generation; Harmonic distortion; Phase-locked loops;
Citations & Related Records
연도 인용수 순위
  • Reference
1 A. Kulkarni and V. John, "Analysis of bandwidth-unit-vector-distortion tradeoff in PLL during abnormal grid conditions," IEEE Trans. Ind. Electron., Vol. 60, No. 12, pp. 5820-5829, Dec. 2013.   DOI
2 A. Luna, J. Rocabert, J. Candela, J. Hermoso, R. Teodorescu, F. Blaabjerg, and P. Rodriguez, "Grid voltage synchronization for distributed generation systems under grid fault conditions," IEEE Trans. Ind. Appl., Vol. 51, No. 4, pp. 3414-3425, Jul./Aug. 2015.   DOI
3 M. Karimi-Ghartemani, "A novel three-phase magnitude-phase-locked loop system," IEEE Trans. Circuits Syst. I: Regular Papers, Vol. 53, No. 8, pp. 1792-1802, Aug. 2006.   DOI
4 C. Fitzer, M. Barnes, and P. Green, "Voltage sag detection technique for a dynamic voltage restorer," IEEE Trans. Ind. Appl., Vol. 40, No. 1, pp. 203-212, Jan./Feb. 2004.   DOI
5 V. Kaura and V. Blasko, "Operation of a phase locked loop system under distorted utility conditions," IEEE Transactions on Industry Applications, Vol. 33, No. 1, pp. 58-63, Jan./Feb. 1997.   DOI
6 Y. F. Wang and Y. W. Li, "Grid synchronization PLL based on cascaded delayed signal cancellation," IEEE Trans. Power Electron., Vol. 26, No. 7, pp. 1987-1997, Jul. 2011.   DOI
7 M. Meral, "Improved phase locked loop for robust and fast tracking of three phases under unbalanced electric grid conditions," IET Gener. Transm. Distrib., Vol. 6, No. 2, pp. 152-160, Feb. 2012.   DOI
8 A. Ghoshal and V. John, "Performance evaluation of three phase SRFPLL and MAF-SRF-PLL," Turkish Journal of Electrical Engineering and Computer Sciences, Vol. 23, pp. 1781-1804, 2015.   DOI
9 M. Ciobotaru, R. Teodorescu, and F. Blaabjerg, "A new single-phase pll structure based on second order generalized integrator," in Proc. IEEE PESC, pp. 1-6, 2006.
10 M. Ciobotaru, R. Teodorescu, and V. Agelidis, "Offset rejection for pll based synchronization in grid-connected converters," in Proc. IEEE PESC, pp. 1611-1617, 2008.
11 A. Kulkarni and V. John, "A novel design method for SOGI-PLL for minimum settling time and low unit vector distortion," in Proc. IEEE IECON, pp. 274-279, 2013.
12 Y. Yang and F. Blaabjerg, "Synchronization in single-phase grid-connected photovoltaic systems under grid faults," in Proc. IEEE PEDG, pp. 476-482, 2012.
13 P. Rodriguez, R. Teodorescu, I. Candela, A. Timbus, M. Liserre, and F. Blaabjerg, "New positive-sequence voltage detector for grid synchronization of power converters under faulty grid conditions," in 37th IEEE Power Electronics Specialists Conference (PESC), pp. 1-7, 2006.
14 A. Kulkarni and V. John, "Design of synchronous reference frame phase-locked loop with the presence of dc offsets in the input voltage," IET Power Electron., Vol. 8, No. 12, pp. 2435-2443, Dec. 2015.   DOI
15 G. Buticchi, E. Lorenzani, and G. Franceschini, "A dc offset current compensation strategy in transformerless grid-connected power converters," IEEE Trans. Power Del., Vol. 26, No. 4, pp. 2743-2751, Oct. 2011.   DOI
16 "IEEE standard for interconnecting distributed resources with electric power systems," IEEE Std 1547-2003, 2003.
17 A. Timbus, M. Liserre, R. Teodorescu, P. Rodriguez, and F. Blaabjerg, "Evaluation of current controllers for distributed power generation systems," IEEE Trans. Power Electron., Vol. 24, No. 3, pp. 654-664, Mar. 2009.   DOI
18 J. Matas, M. Castilla, J. Miret, L. Garcia de Vicuna, and R. Guzman, "An adaptive pre-filtering method to improve the speed/accuracy tradeoff of voltage sequence detection methods under adverse grid conditions," IEEE Trans. Ind. Electron., Vol. 61, No. 5, pp. 2139-2151, May 2014.   DOI
19 S. Shinnaka, "A robust single-phase pll system with stable and fast tracking," IEEE Trans. Ind. Appl., Vol. 44, No. 2, pp. 624-633, Mar./Apr. 2008.   DOI
20 M. Reza, M. Ciobotaru, and V. Agelidis, "Accurate estimation of single-phase grid voltage parameters under distorted conditions," IEEE Trans. Power Del., Vol. 29, No. 3, pp. 1138-1146, Jun. 2014.   DOI
21 X. Zong, P. Gray, and P. Lehn, "New metric recommended for IEEE Std. 1547 to limit harmonics injected into distorted grids," IEEE Trans. Power Del., Vol. 31, No. 3, pp. 963-972, Jun. 2016.   DOI
22 "IEEE recommended practices and requirements for harmonic control in electrical power systems," IEEE Std 519-1992, pp. 1-112, Apr. 1993.
23 K. Ogata, Modern Control Engineering. Prentice Hall, 5th ed., 2008.
24 "IEEE recommended practice for monitoring electric power quality," IEEE Std 1159-2009 (Revision of IEEE Std 1159-1995), pp. c1-81, Jun. 2009.
25 R. Teodorescu and F. Blaabjerg, "Flexible control of small wind turbines with grid failure detection operating in stand-alone and grid-connected mode," IEEE Trans. Power Electron., Vol. 19, No. 5, pp. 1323-1332, Sep. 2004.   DOI
26 Z. Wang, S. Fan, Y. Zheng, and M. Cheng, "Control of a six-switch inverter based single-phase grid-connected PV generation system with inverse park transform PLL," in IEEE ISIE, pp. 258-263, 2012.
27 K. Nagaraj, A. S. Kamath, K. Subburaj, B. Chattopadhyay, G. Nayak, S. S. Evani, N. P. Nayak, I. Prathapan, F. Zhang, and B. Haroun, "Architectures and circuit techniques for multi-purpose digital phase lock loops," IEEE Trans. Circuits Syst. I: Regular Papers, Vol. 60, No. 3, pp. 517-528, Mar. 2013.   DOI
28 H. Tao, J. Duarte, and M. Hendrix, "Control of grid-interactive inverters as used in small distributed generators," in Proc. IEEE IAS, pp. 1574-1581, 2007.
29 R. Menzies and G. Mazur, "Advances in the determination of control parameters for static compensators," IEEE Trans. Power Del., Vol. 4, No. 4, pp. 2012-2017, Oct 1989.   DOI
30 A. Norouzi and A. Sharaf, "Two control schemes to enhance the dynamic performance of the STATCOM and SSSC," IEEE Trans. Power Del., Vol. 20, No. 1, pp. 435-442, Jan. 2005.   DOI
31 B. Singh and S. Arya, "Implementation of single-phase enhanced phase-locked loop-based control algorithm for three-phase DSTATCOM," IEEE Trans. Power Del., Vol. 28, No. 3, pp. 1516-1524, Jul. 2013.   DOI