A Quantitative Evaluation and Comparison of Harmonic Elimination Algorithms Based on Moving Average Filter and Delayed Signal Cancellation in Phase Synchronization Applications |
Xiong, Liansong
(State Key Lab of Electrical Insulation and Power Equipment, Xi'an Jiaotong University)
Zhuo, Fang (State Key Lab of Electrical Insulation and Power Equipment, Xi'an Jiaotong University) Wang, Feng (State Key Lab of Electrical Insulation and Power Equipment, Xi'an Jiaotong University) Liu, Xiaokang (State Key Lab of Electrical Insulation and Power Equipment, Xi'an Jiaotong University) Zhu, Minghua (State Key Lab of Electrical Insulation and Power Equipment, Xi'an Jiaotong University) Yi, Hao (State Key Lab of Electrical Insulation and Power Equipment, Xi'an Jiaotong University) |
1 | J. M. Carrasco, L. G. Franquelo, J. T. Bialasiewicz, and E. Galvan, “Power-electronic systems for the grid integration of renewable energy sources: a survey,” IEEE Trans. Ind. Electron., Vol. 53, No. 4, pp. 1002-1016, Jun. 2006. DOI |
2 | K.-W. Lao, M.-C. Wong, N. Y. Dai, and C.-K. Wong, “A systematic approach to hybrid railway power conditioner design with harmonic compensation for high-speed railway,” IEEE Trans. Ind. Electron., Vol. 62, No. 2, pp. 930-942, Feb. 2015. DOI |
3 | A. Bechouche, D. O. Abdeslam, T. O. Cherif, and H. Seddiki, “Adaptive neural PLL for grid-connected DFIG synchronization,” Journal of Power Electronics., Vol. 14, No. 13, pp. 608-620, May 2014. DOI |
4 | D. Divan, “A new concept for realizing grid power flow control,” IEEE Trans. Power Electron., Vol. 22, No. 4, pp. 2253-2260, Apr. 2007. DOI |
5 | M. K. Ghartemani, B. T. Ooi, and A. Bakhshai, “Application of enhanced phase-locked loop system to the computation of synchrophasors,” IEEE Trans. Power Del., Vol. 26, No. 1, pp. 22-32, Jan. 2011. DOI |
6 | J.-P. Lee, B.-D. Min, T.-J. Kim, D.-W. Yoo, and J.-Y. Yoo, “Active frequency with a positive feedback anti-islanding method based on a robust PLL algorithm for grid-connected PV PCS,” Journal of Power Electronics., Vol. 11, No. 3, pp. 360-368, May 2011. DOI |
7 | S. Golestan, M. Monfared, F. D. Freijedo, and J. M. Guerrero, “Dynamics assessment of advanced single-phase PLL structures,” IEEE Trans. Ind. Electron., Vol. 60, No. 6, pp. 2167-2177, Jun. 2013. DOI |
8 | F. G. Espłn, E. Figueres, and G. Garcera, “An adaptive synchronous reference frame phase-locked loop for power quality improvement in a polluted utility grid,” IEEE Trans. Ind. Electron., Vol. 59, No. 6, pp. 2718-2731, Jun. 2012. DOI |
9 | L.-Y. Yang, C.-L. Wang, J.-H. Liu, and C-X. Jia, “A novel phase locked loop for grid-connected converters under non-ideal grid conditions,” Journal of Power Electronics., Vol. 15, No. 1, pp. 216-226, Jan. 2015. DOI |
10 | H.-J. Choi, S.-H. Song, S.-G. Jeong, J.-Y. Choi, and I. Choy, “Enhanced dynamic response of SRF-PLL system for high dynamic performance during voltage disturbance,” Journal of Power Electronics., Vol. 11, No. 3, pp. 369-374, May 2011. DOI |
11 | P. Rodriguez, J. Pou, J. Bergas, and J. I. Candela, “Decoupled double synchronous reference frame PLL for power converters control,” IEEE Trans. Power Electron., Vol. 22, No. 2, pp. 584-592, Mar. 2007. DOI |
12 | B. Singh and S. R. Arya, “Implementation of single-phase enhanced phase-locked loop-based control algorithm for three-phase DSTATCOM,” IEEE Trans. Power Del., Vol. 28, No. 3, pp. 1516-1524, Jul. 2013. DOI |
13 | M. K. Ghartemani, “Linear and pseudolinear enhanced phased-pocked loop (EPLL) structures,” IEEE Trans. Ind. Electron., Vol. 61, No. 3, pp. 1464-1474, Mar. 2014. DOI |
14 | F. D. Freijedo, J. D. Gandoy, O. Lopez, and E. Acha, “A generic open-loop algorithm for three-phase grid voltage/current synchronization with particular reference to phase, frequency, and amplitude estimation,” IEEE Trans. Power Electron., Vol. 24, No. 1, pp. 94-107, Jan. 2009. DOI |
15 | M. Bongiorno, J. Svensson, and A. Sannino, “Effect of sampling frequency and harmonics on delay-based phase-sequence estimation method,” IEEE Trans. Power Del., Vol. 23, No. 3, pp. 1664-1672, Jul. 2008. DOI |
16 | J.-S. Ko, Y.-G. Seo, and H.-S. Kim, “Precision position control of PMSM using neural observer and parameter compensator,” Journal of Power Electronics, Vol. 8, No. 4, pp. 354-362, Jan. 2008. |
17 | Y. F. Wang and Y. W. Li, “Analysis and digital implementation of cascaded delayed-signal-cancellation PLL,” IEEE Trans. Power Electron., Vol. 26, No. 4, pp. 1067-1080, Apr. 2011. DOI |
18 | J. Svensson, M. Bongiorno, and A. Sannino, “Practical implementation of delayed signal cancellation method for phase-sequence separation,” IEEE Trans. Power Del., Vol. 22, No. 1, pp. 18-26, Jan. 2007. DOI |
19 | F. A. S. Neves, M. C. Cavalcanti, P. Souza, and F. Bradaschia, “A generalized delayed signal cancellation method for detecting fundamental-frequency positive-sequence three-phase signals,” IEEE Trans. Power Del., Vol. 25, No. 3, pp. 1816-1825, Jul. 2010. DOI |
20 | Y. F. Wang and Y. W. Li, “Grid synchronization PLL based on cascaded delayed signal cancellation,” IEEE Trans. Power Electron., Vol. 26, No. 7, pp. 1987-1997, Jul. 2011. DOI |
21 | Y. F. Wang and Y. W. Li, “Three-phase cascaded delayed signal cancellation PLL for fast selective harmonic detection,” IEEE Trans. Ind. Electron., Vol. 60, No. 4, pp. 1452-1463, Apr. 2013. DOI |
22 | S. Golestan, M. Ramezani, J. M. Guerrero, and M. Monfared, “dq-frame cascaded delayed signal cancellation-based PLL: analysis, design, and comparison with moving average filter-based PLL,” IEEE Trans. Power Electron., Vol. 30, No. 3, pp. 1618-1632, Mar. 2015. DOI |
23 | D. Shin, K.-J. Lee, J.-P. Lee, and D.-W. Yoo, “Implementation of fault ride-through techniques of grid-connected inverter for distributed energy resources with adaptive low-pass notch PLL,” IEEE Trans. Power Electron., Vol. 30, No. 5, pp. 2859-2871, May 2015. DOI |
24 | M. A. Pérez, J. R. Espinoza, L. A. Morán, and M. A. Torres, “A robust phase-locked loop algorithm to synchronize static-power converters with polluted AC systems,” IEEE Trans. Ind. Electron., Vol. 55, No. 5, pp. 2185-2192, May 2008. DOI |
25 | K.- J. Lee, J.-P. Lee, D. Shin, and D.-W. Yoo, “A novel grid synchronization PLL method based on adaptive low-pass notch filter for grid-connected PCS,” IEEE Trans. Ind. Electron., Vol. 61, No. 1, pp. 292-301, Jan. 2014. DOI |
![]() |