1 |
F. Blaabjerg, R. Teodorescu, M. Liserre, and A. V. Timbus, “Overview of control and grid synchronization for distributed power generation systems,” IEEE Trans. Ind. Electron., Vol. 53, No. 5, pp. 1398-1409, Oct. 2006.
DOI
|
2 |
A. Teke, M. E. Meral, and M. U. Cuma, “OPEN unified power quality conditioner with control based on enhanced phase locked loop,” IET Gener. Transm. Distrib, Vol. 7, No. 3, pp. 254-264, Mar. 2013.
DOI
|
3 |
R. S. Filho, P. Seixas, P. Cortizo, A. Souza, and L. A. B. Torres, “Comparison of three single-phase PLL algorithms for UPS applications,” IEEE Trans. Ind. Electron., Vol. 55, No. 8, pp. 2923-2932, Aug. 2008.
DOI
|
4 |
M. Karimi-Ghartemani, H. Karimi, and M. R. Iravani, “A magnitude/phase-locked loop system based on estimation of frequency and in-phase/quadrature-phase amplitudes,” IEEE Trans. Ind. Electron., Vol. 51, No. 2, pp. 511-517, Feb. 2004.
DOI
|
5 |
S. M. Silva, B. M. Lopes, B. J. C. Filho, R. P. Campana, and W. C. Bosventura, "Performance evaluation of PLL algorithms for single-phase grid-connected systems," in Proc. IEEE 39th Ind. Appl. Soc. Annu. Meet. Ind. Appl. Conf., Vol. 4, pp. 2259-2263, 2004.
|
6 |
A. Nicastri and A. Nagliero, "Comparison and evaluation of the PLL techniques for the design of the grid-connected inverter systems," in Proc. IEEE Int. Symp. Ind. Electron., Vol. 7, pp. 3865-3870, 2010.
|
7 |
F. Xiong, W. Yue, L. Ming, and L. Jinjun, "A novel frequency-adaptive PLL for single-phase grid-connected converters," in Proc. IEEE Energy Convers. Congr. Expo., Vol. 9, pp. 414-419, 2010.
|
8 |
S. Golestan, M. Monfared, F. D. Freijedo, and J. M. Guerrero, “Dynamics assessment of advanced single-phase PLL structures,” IEEE Trans. Ind. Electron., Vol. 60, No. 6, pp. 2167-2177, Jun. 2013.
DOI
|
9 |
A. Ozdemir, I. Yazici, C. Vural, “Fast and robust software-based digital phase-locked loop for power electronics applications,” IET Gener. Transm. Distrib, Vol. 7, No. 12, pp. 1435-1441, Dec. 2013.
DOI
|
10 |
B. P. McGrath, D. G. Holmes, and J. J. H. Galloway, “Power converter line synchronization using a discrete Fourier transform (DFT) based on variable sampling rate,” IEEE Trans. Power Electron., Vol. 20, No. 4, pp. 877–884, Apr. 2005.
DOI
|
11 |
M. Karimi-Ghartemani, “Linear and pseudolinear enhanced phased- locked loop (EPLL) structures,” IEEE Trans. Ind. Electron., Vol. 61, No. 3, pp. 1464-1474, Mar. 2014,.
DOI
|
12 |
M. A. Perez, J. R. Espinoza, L. A. Moran, M. A. Torres, and E. A. Araya, “A robust phase-locked loop algorithm to synchronize static-power converters with polluted AC systems,” IEEE Trans. Ind. Electron., Vol. 55, No. 5, pp. 2185-2192, May 2008.
DOI
|
13 |
I. Carugati, P. Donato, S. Maestri, D. Carrica, and M. Benedetti, “Frequency adaptive PLL for polluted single-phase grids,” IEEE Trans. Power Electron., Vol. 27, No. 5, pp. 2396-2404, May 2012.
DOI
|
14 |
M. Karimi-Ghartemani, B. Ooi, and A. Bakhshai, “Application of enhanced phase-locked loop system to the computation of synchrophasors,” IEEE Trans. Power Del., Vol. 26, No. 1, pp. 22-32, Jan. 2011.
DOI
|
15 |
M. Karimi-Ghartemani, S. A. Khajehoddin, K. P. Jain, and A. Bakhshai, “Derivation and design of in-loop filters in phase-locked loop systems,” IEEE Trans. Instrum. Meas., Vol. 61, No. 4, pp. 930-939, Apr. 2012.
DOI
|
16 |
M. Karimi-Ghartemani, S. A. Khajehoddin, K. P. Jain, and A. Bakhshai, “Comparison of two methods for addressing DC component in phase-locked loop systems,” Energy Conversion Congress and Exposition (ECCE), 2011 IEEE, Vol. 10, pp. 3053-3058, 2011.
|
17 |
M. Karimi-Ghartemani, S. A. Khajehoddin, P. Jain, A. Bakhshai, and M. Mojiri, “Addressing dc component in PLL and notch filter algorithms,” IEEE Trans. Power Electron., Vol. 27, No. 1, pp. 78-86, Jan. 2012.
DOI
|
18 |
L. Wang, Q. Jiang, L. Hong, C. Zhang, and Y. Wei, “A novel phase-locked loop based on frequency detector and initial phase angle detector,” IEEE Trans. Power Electron., Vol. 28, No. 10, pp. 4538-4549, Oct. 2013.
DOI
|