Browse > Article
http://dx.doi.org/10.6113/JPE.2014.14.3.488

Selective Harmonic Elimination for a Single-Phase 13-level TCHB Based Cascaded Multilevel Inverter Using FPGA  

Halim, Wahidah Abd. (Faculty of Electrical Engineering, Universiti Teknikal Malaysia Melaka)
Rahim, Nasrudin Abd. (UM Power Energy Dedicated Advanced Centre (UMPEDAC), University of Malaya)
Azri, Maaspaliza (Faculty of Electrical Engineering, Universiti Teknikal Malaysia Melaka)
Publication Information
Journal of Power Electronics / v.14, no.3, 2014 , pp. 488-498 More about this Journal
Abstract
This paper presents an implementation of selective harmonic elimination (SHE) modulation for a single-phase 13-level transistor-clamped H-bridge (TCHB) based cascaded multilevel inverter. To determine the optimum switching angle of the SHE equations, the Newton-Raphson method is used in solving the transcendental equation describing the fundamental and harmonic components. The proposed SHE scheme used the relationship between the angles and a sinusoidal reference waveform based on voltage-angle equal criteria. The proposed SHE scheme is evaluated through simulation and experimental results. The digital modulator based-SHE scheme using a field-programmable gate array (FPGA) is described and has been implemented on an Altera DE2 board. The proposed SHE is efficient in eliminating the $3^{rd}$, $5^{th}$, $7^{th}$, $9^{th}$ and $11^{th}$ order harmonics, which validates the analytical results. From the results, it can be seen that the adopted 13-level inverter produces a higher quality with a better harmonic profile and sinusoidal shape of the stepped output waveform.
Keywords
Field-programmable gate array (FPGA); Multilevel inverter; Pulse-width modulation; Total harmonic distortion (THD);
Citations & Related Records
연도 인용수 순위
  • Reference
1 N. A. Rahim, J. Selvaraj, and C. Krismadinata, "Five-level inverter with dual reference modulation technique for grid-connected PV system," Renewable Energy, Vol. 35, No. 3, pp. 712-720, Mar. 2010.   DOI   ScienceOn
2 M. Schweizer, T. Friedli, and J. W. Kolar, "Comparative evaluation of advanced three-phase three-level inverter/converter topologies against two-level systems," IEEE Trans. Ind. Electron., Vol. 60, No. 12, pp. 5515-5527, Dec. 2013.   DOI   ScienceOn
3 W. Jin and D. Ahmadi, "A precise and practical harmonic elimination method for multilevel inverters," IEEE Trans. Ind. Appl., Vol. 46, No. 2, pp. 857-865, Mar./Apr. 2010.   DOI   ScienceOn
4 J. Pontt, J. Rodriguez, and R. Huerta, "Mitigation of noneliminated harmonics of SHEPWM three-level multipulse three-phase active front end converters with low switching frequency for meeting standard IEEE-519-92," IEEE Trans. Power Electron., Vol. 19, No. 6, pp. 1594-1600, Nov. 2004.
5 S. J. Park, F. S. Kang, M. H. Lee, and C. U. Kim, "A new single-phase five-level PWM inverter employing a deadbeat control scheme," IEEE Trans. Power Electron., Vol. 18, No. 3, pp. 831-843, May 2003.   DOI   ScienceOn
6 M. Calais, L. J. Borle, and V. G. Agelidis, "Analysis of multicarrier PWM methods for a single-phase five level inverter," in Proc. PESC, pp. 1351-1356, 2001.
7 A. Bendre, S. Krstic, J. Vander Meer, and G. Venkataramanan, "Comparative evaluation of modulation algorithms for neutral-point-clamped converters," IEEE Trans. Ind. Appl., Vol. 41, No. 2, pp. 634-643, Mar./Apr. 2005.   DOI   ScienceOn
8 R. M. Valan, P. S. Manoharan, and A. Ravi, "Simulation and an experimental investigation of SVPWM technique on a multilevel voltage source inverter for photovoltaic systems," International Journal of Electrical Power & Energy Systems, Vol. 52, pp. 116-131, Nov. 2013.   DOI   ScienceOn
9 H. S. Patel and R. G. Hoft, "Generalized techniques of harmonic elimination and voltage control in thyristor inverters: Part I--harmonic elimination," IEEE Trans. Ind. Appl., Vol. IA-9, No. 3, pp. 310-317, May/Jun. 1973.   DOI   ScienceOn
10 S. Sirisukprasert, L. Jih-Sheng, and L. Tian-Hua, "Optimum harmonic reduction with a wide range of modulation indexes for multilevel converters," IEEE Trans. Ind. Electron., Vol. 49, No. 4, pp. 875-881, Aug. 2002.   DOI   ScienceOn
11 J. M. Vesapogu, S. Peddakotla, and S. R. A. Kuppa, "Harmonic analysis and FPGA implementation of SHE controlled three phase CHB 11-level inverter in MV drives using deterministic and stochastic optimization techniques," SpringerPlus, Vol. 2, No. 1, pp. 1-16, Aug. 2013.   DOI
12 B. Ozpineci, L. M. Tolbert, and J. N. Chiasson, "Harmonic optimization of multilevel converters using genetic algorithms," IEEE Power Electronics Letters, Vol. 3, No. 3, pp. 92-95, Sep. 2005.   DOI
13 M. G. H. Aghdam, S. H. Fathi, and G. B. Gharehpetian, "Comparison of OMTHD and OHSW harmonic optimization techniques in multi-level voltage-source inverter with non-equal DC sources," in International Conference on Power Electronics (ICPE), pp. 587-591, 2007.
14 K. Chaniago, N. A. Rahim, and J. Selvaraj, "Novel fundamental-frequency-modulated modified H-bridge single-phase seven-level inverter for stand-alone photovoltaic system," in Conference on Clean Energy and Technology (CET), pp. 225-230, 2011.
15 M. S. A. Dahidah and V. G. Agelidis, "Selective harmonic elimination PWM control for cascaded multilevel voltage source converters: A generalized formula," IEEE Trans. Power Electron., Vol. 23, No. 4, pp. 1620-1630, Jul. 2008.
16 R. N. Ray, D. Chatterjee, and S. K. Goswami, "Harmonics elimination in a multilevel inverter using the particle swarm optimisation technique," IET Power Electronics, Vol. 2, No. 6, pp. 646-652, Nov. 2009.   DOI   ScienceOn
17 J. Dixon, L. Moran, J. Rodriguez, and R. Domke, "Reactive power compensation technologies: State-of-the-art review," in Proc. IEEE, Vol. 93, No. 12, pp. 2144-2164, 2005.   DOI   ScienceOn
18 J. Rodriguez, L. G. Franquelo, S. Kouro, J. I. Leon, R. C. Portillo, M. A. M. Prats, and M. A. Perez, "Multilevel converters: An enabling technology for high-power applications," in Proc. IEEE, Vol. 97, No. 11, pp. 1786-1817, 2009.   DOI   ScienceOn
19 F. Filho, L. M. Tolbert, C. Yue, and B. Ozpineci, "Real-time selective harmonic minimization for multilevel inverters connected to solar panels using artificial neural network angle generation," IEEE Trans. Ind. Appl., Vol. 47, No. 5, pp. 2117-2124, Sep./Oct. 2011.   DOI   ScienceOn
20 N. Farokhnia, S. H. Fathi, R. Salehi, G. B. Gharehpetian, and M. Ehsani, "Improved selective harmonic elimination pulse-width modulation strategy in multilevel inverters," IET Power Electronics, Vol. 5, No. 9, pp. 1904-1911, Nov. 2012.   DOI   ScienceOn
21 H. Taghizadeh and M. T. Hagh, "Harmonic elimination of cascade multilevel inverters with nonequal DC sources using particle swarm optimization," IEEE Trans. Ind. Electron., Vol. 57, No. 11, pp. 3678-3684, Nov. 2010.   DOI   ScienceOn
22 L. Yu, H. Hoon, and A. Q. Huang, "Real-time calculation of switching angles minimizing THD for multilevel inverters with step modulation," IEEE Trans. Ind. Electron., Vol. 56, No. 2, pp. 285-293, Feb. 2009.   DOI   ScienceOn
23 B. Diong, H. Sepahvand, and K. A. Corzine, "Harmonic distortion optimization of cascaded H-bridge inverters considering device voltage drops and noninteger DC voltage ratios," IEEE Trans. Ind. Electron., Vol. 60, No. 8, pp. 3106-3114, Aug. 2013.   DOI   ScienceOn
24 S. A. Abu and W. Ming-yan, "Spectral analysis of hybrid capacitor-clamp cascade 13-level inverter," in International Conference on Industrial Technology (ICIT), pp. 271-276, 2006.
25 A. von Jouanne, S. Dai, and H. Zhang, "A multilevel inverter approach providing DC-link balancing, ride-through enhancement, and common-mode voltage elimination," IEEE Trans. Ind. Electron., Vol. 49, No. 4, pp. 739-745, Aug. 2002.
26 J. R. Wells, G. Xin, P. L. Chapman, P. T. Krein, and B. M. Nee, "Modulation-based harmonic elimination," IEEE Trans. Power Electron., Vol. 22, No. 1, pp. 336-340, Jan. 2007.   DOI   ScienceOn
27 M. P. Aguirre, L. Calvino, and M. I. Valla, "Multilevel current-source inverter with FPGA control," IEEE Trans. Ind. Electron., Vol. 60, No. 1, pp. 3-10, Jan. 2013.   DOI   ScienceOn
28 P. Zhiguo, P. F. Zheng, K. A. Corzine, V. R. Stefanovic, J. M. Leuthen, and S. Gataric, "Voltage balancing control of diode-clamped multilevel rectifier/inverter systems," IEEE Trans. Ind. Appl., Vol. 41, No. 6, pp. 1698-1706, Nov./Dec. 2005.   DOI   ScienceOn
29 N. A. Rahim, M. F. M. Elias, and H. Wooi Ping, "Transistor-clamped H-bridge based cascaded multilevel inverter with new method of capacitor voltage balancing," IEEE Trans. Ind. Electron. , Vol. 60, No. 8, pp. 2943-2956, Aug. 2013.   DOI   ScienceOn
30 D. W. Kang, H. C. Kim, T. J. Kim, and D. S. Hyun, "A simple method for acquiring the conducting angle in a multilevel cascaded inverter using step pulse waves," in Proc. IEE Electric Power Applications, Vol. 152, No. 1, pp. 103-111, 2005.   DOI   ScienceOn