Browse > Article
http://dx.doi.org/10.6113/JPE.2011.11.6.811

Charge Balance Control Methods for a Class of Fundamental Frequency Modulated Asymmetric Cascaded Multilevel Inverters  

Babaei, Ebrahim (Faculty of Electrical and Computer Engineering, University of Tabriz)
Publication Information
Journal of Power Electronics / v.11, no.6, 2011 , pp. 811-818 More about this Journal
Abstract
Modulation strategies for multilevel inverters have typically focused on synthesizing a desired set of sinusoidal voltage waveforms using a fixed number of dc voltage sources. This makes the average power drawn from different dc voltage sources unequal and time varying. Therefore, the dc voltage sources are unregulated and require that corrective control action be incorporated. In this paper, first two new selections are proposed for determining the dc voltage sources values for asymmetric cascaded multilevel inverters. Then two modulation strategies are proposed for the dc power balancing of these types of multilevel inverters. Using the charge balance control methods, the power drawn from all of the dc sources are balanced except for the dc source used in the first H-bridge. The proposed control methods are validated by simulation and experimental results on a single-phase 21-level inverter.
Keywords
Asymmetric cascaded multilevel inverter; Charge balance control methods; Multilevel inverter; Symmetric cascaded multilevel inverter;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
Times Cited By Web Of Science : 2  (Related Records In Web of Science)
Times Cited By SCOPUS : 3
연도 인용수 순위
1 E. Babaei, "A cascade multilevel converter topology with reduced number of switches," IEEE Trans. Power Electron., Vol. 23, No. 6, pp. 2657-2664, Nov. 2008.   DOI   ScienceOn
2 Y.-M. Park, H.-S. Ryu, H.-W. Lee, M.-G. Jung, and S.-H. Lee, "Design of a cascaded H-bridge multilevel inverter based on power electronics building blocks and control for high performance," Journal of Power Electronics, Vol. 10, No. 3, pp. 262-269, May 2010.   과학기술학회마을   DOI   ScienceOn
3 Y. Fukuta and G. Venkataramanan, "DC bus ripple minimization in cascaded H-bridge multilevel converters under staircase modulation," in Proc. 37th IAS Annual Meeting. Conference of the Industry Applications, Vol. 3, pp. 1988-1993, 2002.
4 J.R. Wells, X. Geng, P.L. Chapman, P.T. Krein and B.M. Nee, "Modulation-based harmonic elimination," IEEE Trans. Power Electron., Vol. 22, No. 1, pp. 336-340, Jan. 2007.   DOI   ScienceOn
5 L. M. Tolbert, J. N. Chiasson, Z. Du, and K. J. McKenzie, "Elimination of harmonics in a multilevel converter with nonequal dc sources," IEEE Trans. Ind. Appl., Vol. 41, No. 1, pp. 75-82, Jun./Feb. 2005.   DOI   ScienceOn
6 G. Venkataramanan and A. Bendre, "Reciprocity-transposition-based sinusoidal pulse width modulation for diode-clamped multilevel converters," IEEE Trans. Ind. Electron., Vol. 49, No. 5, pp. 1035-1047, Oct. 2002   DOI   ScienceOn
7 E. Babaei and M.S. Moeinian, "Asymmetric cascaded multilevel inverter with charge balance control of a low resolution symmetric subsystem," Energy Conversion and Management, Vol. 51, No. 11, pp. 2272-2278, Nov. 2010.   DOI   ScienceOn
8 E. Babaei and S.H. Hosseini, "Charge balance control methods for asymmetric cascade multilevel converters," in Proc. ICEMS, pp. 74-79, 2007.
9 S. Busquets-Monge, S. Alepuz, J. Rocabert and J. Bordonau, "Pulsewidth modulations for the comprehensive capacitor voltage balance of n-level two-leg diode-clamped converters," IEEE Trans. Power Electron., Vol. 24, No. 8, pp. 1951-1959, Aug. 2009.   DOI   ScienceOn
10 A. Shukla, A. Ghosh and A. Joshi "Flying capacitor based chopper circuit for DC capacitors voltage balancing in diode-clamped multilevel inverter," IEEE Trans. Ind. Electron., Vol. 57, No. 7. pp. 2249-2261, July 2010.
11 T. A. Meynard and H. Foch, "Multi-level choppers for high voltage applications," in Proc. Eur. Conf. Power Electron. Appl., Vol. 2, pp. 45-50, 1992.
12 E. Babaei, S.H. Hosseini, G.B. Gharehpetian, M. Tarafdar Haque, and M. Sabahi, "Reduction of dc voltage sources and switches in asymmetric multilevel converters using a novel topology," Electric Power Systems Research, Vol. 77, No. 8, pp. 1073-1085, Jun. 2007.   DOI   ScienceOn
13 A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point clamped PWM inverter," IEEE Trans. Ind. Appl., Vol. IA-17, pp. 518-523, Sep./Oct. 1981.   DOI
14 F. Z. Peng, J.-S. Lai, J. W. McKeever, and J. VanCoevering, "A multilevel voltage-source inverter with separate dc sources for static var generation," IEEE Trans. Ind. Appl., Vol. 32, No. 5, pp. 1130-1138, Sep./Oct. 1996.   DOI   ScienceOn
15 M. Malinowski, K. Gopakumar, J. Rodriguez and M. Perez, "A survey on cascaded multilevel inverters," IEEE Trans. Ind. Electron., Vol. 1, No. 1, pp. 1-10, Dec. 2009.
16 E. Babaei, M. Tarafdar Haque, and S. H. Hosseini, "A novel structure for multilevel converters," in Proc. ICEMS, Vol. 2, pp. 1278-1283, 2005.
17 E. Babaei and S. H. Hosseini, "New cascaded multilevel inverter topology with minimum number of switches," Energy Conversion and Management, Vol. 50, No. 11, pp. 2761-2767, Nov. 2009
18 E. Babaei, "Optimal topologies for cascaded sub-multilevel converters," Journal of Power Electronics, Vol. 10, No. 3, pp. 251-261, May 2010.   과학기술학회마을   DOI   ScienceOn
19 M. Glinka and R. Marquardt, "A new ac/ac multilevel converter family," IEEE Trans. Ind. Electron., Vol. 52, No. 3, pp. 662 -669, Jun. 2005   DOI   ScienceOn
20 B.P. McGrath and D.G. Holmes, "Natural capacitor voltage balancing for a flying capacitor converter induction motor drive," IEEE Trans. Power Electron., Vol. 24, No. 6, pp. 1554-1561, Jun. 2009.   DOI   ScienceOn
21 R. Stala, S. Pirog, A. Mondzik, M. Baszynski, A. Penczek, J. Czekonski, and S. Gasiorek, "Results of investigation of multicell converters with balancing circuit-part II," IEEE Trans. Ind. Electron., Vol. 56, No. 7, pp. 2620-2628, Jul. 2009.   DOI   ScienceOn
22 F. Z. Peng, Z. Pan, K. Cozine, V. Stefanovic, M. Leuthen, and S. Gataric, "Voltage balancing control of diode-clamped multilevel rectifier/inverter systems," in Proc. 38th IEEE IAS Annu. Meeting, Vol. 1, pp. 182-189, 2003.
23 T. Ishida, T. Miyamoto, T. Oota, K. Matsuse, K. Sasagawa, and L. Huang, "A control strategy for a five-level double converter with adjustable dc link voltage," in Proc. IEEE Industry Applications Society Conference, Vol. 1, pp. 530-536, 2002.
24 Z. Pan and F. Z. Peng, "Harmonics optimization of the voltage balancing control for multilevel converter/inverter systems," IEEE Trans. Power Electron., Vol. 21, No. 1, pp. 211-218, Jan. 2006.   DOI   ScienceOn
25 L. M. Tolbert, F. Z. Peng, T. Cunnyngham and J. N. Chiasson, "Charge balance control schemes for cascade multilevel converter in hybrid electric vehicles," IEEE Trans. Ind. Electron., Vol. 49, No. 5, pp. 1058- 1064, Oct. 2002.   DOI   ScienceOn
26 M. Manjrekar and T. A. Lipo, "A hybrid multilevel inverter topology for drive application," in Proc. APEC, pp. 523-529, 1998.
27 A. Rufer, M. Veenstra, and A. Gopakumar, "Asymmetric multilevel converter for high resolution voltage phasor generation," in Proc. EPE, pp. PI-PIO, 1999.
28 E. Babaei, G. Ahrabian, G. Alizadeh and S. H. Hosseini, "Charge balance control method for symmetric multilevel inverters based UPQC," in Proc. PSC, pp. 1448-1456, 2006.