Browse > Article

Fast-Response Load Regulation of DC-DC Converter By High-Current Clamp  

Senanayake, Thilak Ananda (Dept. of Electrical and Electronic Systems Eng., Kyushu University)
Ninomiya, Tamotsu (Dept. of Electrical and Electronic Systems Eng., Kyushu University)
Publication Information
Journal of Power Electronics / v.4, no.2, 2004 , pp. 87-95 More about this Journal
Abstract
A new fast-response high-current clamp DC-DC converter circuit design is presented that will meet the requirements and features of the new generation of microprocessors and digital systems. The clamp in the proposed converter amplifies the current in case of severe load changes and is able to produce high slew rate of output current and capability to keep constant the output voltage. This proposed high-current clamp technique is theoretically loss less, low cost and easy to implement with simple control scheme. This is modified from a basic buck topology by replacing the output inductor with two magnetically coupled inductors. Inductors are difference in inductance, one has large inductance and other has small inductance. The inductor with small inductance will take over the output inductor during fast load transient. It speedup the output current slew rate and reduce the output voltage drop in the case of heavy burden load changes.
Keywords
High-current clamp; DC-DC converter; Fast-response; Load regulation;
Citations & Related Records
연도 인용수 순위
  • Reference
1 A.Consoli, A.Tesla, G.Giannetto, F.Gennaro, 'A New VRM Topology for Next Generation Microprocessors'，PESC Record. pp. 339-344, June. 2001
2 Pit-Leong Wong, Xunwei Zhou, Jiabin Chen, Ho-Pu Wu, Luca Amoroso, Jiangang Liu, Fred C.Lee, Xingzhu Zhang and Dan Y.Chen, 'VRM transient study and output filter design for future processor,' VPEC Seminar, pp. 1-7, Sept. 1997
3 M.T Zhang, M.M Jovanovic, and F.C.Y. Lee, 'Analysis and Evaluation of Interleaving Techniques in Forward Converters', IEEE Transactions on Power Electronics, Vol. 13, No.4, 1998, pp. 690-698   DOI   ScienceOn
4 Pit-Leong Qiaoqiao Wu, Peng Xu, Bo Yang and Fred C.Lee, 'Investigating coupling inductors in the interleaving QSW VRM', APEC Record. 2000, pp. 973-978
5 Intel 'VRM 9.0 DC-DC converter design guidelines', Apr. 2002
6 Andrew.J. Burstein, 'Voltage regulation using an estimated current', US Patent No. 6, 031, 361, Feb. 2000.
7 Albert M. Wu, etc.., 'An active clamp circuit for voltage regulation module(VRM) applications,' IEEE Transactions on Power Electronics, Vol. 16, No.5, pp. 623-634, Sep. 2001
8 G. Moore, 'Progress in digital integrated electronics,' International Electron Device Meeting Tech. digest. 1975, pp. 11-13.
9 Peng XU,Yuan-chen Ren,Mao Ye and Fred C. Lee, 'A family of Novel Interleaved DC/DC Converters for Low-Voltage High-Current Voltage Regulator Module Applications', PESC Record 2001, pp. 1507-1511
10 Xunwei,etc.., 'Investigation of candidate VRM topology for future microprocessors', VPEC Seminar, pp. 9-14, Sept. 1997
11 T.Senanayake, T.Ninomiya, 'Fast-Response Load Regulation of DC-DC Converter By Inductor-Switching High Current Path,' IEEE TENCON 2002, pp. 1986-1989. Oct. 2002
12 Luca Amoroso, Mauro Donati, Xunwei Zhou and Fred C.Lee, 'Single shot transient suppressor for high slew rate microprocessors', APEC Record, pp. 284-288, Mar. 1999
13 T.Senanayake,T.Ninomiya, 'Impro vement of Inductor Switching DC-DC Converter for Fast-Response VRM', IEEE-Kyushu Chapter Convention Conference in Power Electronics, pp. 26-27 , Sept. 2002
14 B. Rose, 'Voltage Regulator technology requirements,' ${4}^t^h$ Annual Intel Technology Symposium. USA, Sept. 2000
15 Wei Chen,Fred C.Lee, Xunwei Zhou and Peng Xu, 'Intergrated Planar Inductor Scheme for Multi-module Interleaved Quasi-Square-Ware(QSW) DC/DC Converter'，VPEC Seminar, pp. 17-21, Sept. 1998