Browse > Article

New Decoding Scheme for LDPC Codes Based on Simple Product Code Structure  

Shin, Beomkyu (Department of Electrical and Computer Engineering, INMC, Seoul National University, Samsung Electronics, Co., Ltd.)
Hong, Seokbeom (Department of Electrical and Computer Engineering, INMC, Seoul National University, Samsung Electronics, Co., Ltd.)
Park, Hosung (Department of Electrical and Computer Engineering, INMC, Seoul National University, School of Electronics and Computer Engineering, Chonnam National University)
No, Jong-Seon (Department of Electrical and Computer Engineering, INMC, Seoul National University)
Shin, Dong-Joon (Department of Electronic Engineering, Hanyang University)
Publication Information
Abstract
In this paper, a new decoding scheme is proposed to improve the error correcting performance of low-density parity-check (LDPC) codes in high signal-to-noise ratio (SNR) region by using post-processing. It behaves as follows: First, a conventional LDPC decoding is applied to received LDPC codewords one by one. Then, we count the number of word errors in a predetermined number of decoded codewords. If there is no word error, nothing needs to be done and we can move to the next group of codewords with no delay. Otherwise, we perform a proper post-processing which produces a new soft-valued codeword (this will be fully explained in the main body of this paper) and then apply the conventional LDPC decoding to it again to recover the unsuccessfully decoded codewords. For the proposed decoding scheme, we adopt a simple product code structure which contains LDPC codes and simple algebraic codes as its horizontal and vertical codes, respectively. The decoding capability of the proposed decoding scheme is defined and analyzed using the parity-check matrices of vertical codes and, especially, the combined-decodability is derived for the case of single parity-check (SPC) codes and Hamming codes used as vertical codes. It is also shown that the proposed decoding scheme achieves much better error correcting capability in high SNR region with little additional decoding complexity, compared with the conventional LDPC decoding scheme.
Keywords
Combined-decodability; decoding; low-density parity-check (LDPC) codes; post-processing; product codes;
Citations & Related Records
연도 인용수 순위
  • Reference
1 R. G. Gallager, Low Density Parity Check Codes. Cambridge, MA: MIT Press, 1963.
2 T. Richardson, "Error floors of LDPC codes," in Proc. Allerton Conf. Commun., Control, Comput., pp. 1426-1435, Oct. 2003.
3 M. P. C. Fossorier, M. Mihaljevic, and H. Imai, "Reduced complexity iterative decoding of low-density parity check codes based on belief propagation," IEEE Trans. Commun., vol. 47, no. 5, pp. 673-680, May 1999.   DOI
4 M. P. C. Fossorier, "Iterative reliability-based decoding of low-density parity check codes," IEEE J. Sel. Commun., vol. 19, no. 5, pp. 908-917, May 2001.   DOI
5 J. Chen and M. P. C. Fossorier, "Near optimum universal belief propagation based decoding of low-density parity check codes," IEEE Trans. Commun., vol. 50, no. 3, pp. 406-414, Mar. 2002.   DOI
6 M. R. Yazdani, S. Hemati, and A. H. Banihashemi, "Improving belief propagation on graphs with cycles," IEEE Commun. Lett., vol. 8, no. 1, pp. 57-59, Jan. 2004.   DOI
7 S. Laendner and O. Milenkovic, "Algorithmic and combinatorial analysis of trapping sets in structured LDPC codes," in Proc. Int. Conf. Wireless Networks (WirelessComm2005), vol. 1, pp. 630-635, Dec. 2005.
8 S. K. Chilappagari et al., "Instanton-based techniques for analysis and reduction of error floors of LDPC codes," IEEE J. Sel. Commun., vol. 27, no. 6, pp. 855-865, Aug. 2009.   DOI
9 S. K. Planjery et al., "Multilevel decoders surpassing belief propagation on the binary symmetric channel," in Proc. IEEE Int. Symp. Inform. Theory, pp. 769-773, June 2010.
10 R. Asvadi, A. H. Banihashemi, and M. Ahmadian-Attari, "Lowering the error floor of LDPC codes using cyclic liftings," IEEE Trans. Inform. Theory, vol. 57, no. 4, pp. 2213-2224, Apr. 2011.   DOI
11 S. K. Planjery et al., "Finite alphabet iterative decoders for LDPC codes surpassing floating-point iterative decoders," Electron. Lett., vol. 47, no. 16, pp. 919-921, Aug. 2011.   DOI
12 Z. Zhang et al., "Lowering LDPC error floors by postprocessing," in Proc. IEEE GLOBECOM, New Orleans, LA, Nov. 2008.
13 Y. Han and W. E. Ryan, "Low-floor decoders for LDPC codes," IEEE Trans. Commun., vol. 57, no. 6, pp. 1663-1673, June 2009.   DOI
14 B. Shin et al., "Multi-stage decoding scheme with post-processing for LDPC codes to lower the error floors," IEICE Trans. Commun., vol. E94-B, no. 8, pp. 2375-2377, Aug. 2011.   DOI
15 C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon limit errorcorrecting coding and decoding: Turbo codes," in Proc. IEEE Int. Conf. Commun., 1993, pp. 1064-1070.
16 F. J. MacWilliams and N. J. A. Sloane, The Theory of Error-Correcting Codes. Amsterdam, The Netherlands: North-Holland, 1978, pp. 567-580.
17 P. Elias, "Error-free coding," IRE Trans. Inform. Theory, vol. IT-4, pp. 29-37, Sept. 1954.
18 J. Hagenauer, E. Offer, and L. Papke, "Iterative decoding of binary block and convolutional codes," IEEE Trans. Inform. Theory, vol. 42, no. 2, pp. 429-445, Mar. 1996.   DOI
19 S. Lin, D. Costello, andM.Miller, "Automatic-repeat-request error-control schemes," IEEE Commun. Mag., vol. 22, no. 12, pp. 5-17, Dec. 1984.   DOI
20 IEEE Std. 802.16, "IEEE standard for local and metropolitan area network part 16: Air interface for fixed and mobile broadband access systems," 2004.
21 S. Nakajima and E. Sato, "Bit error evaluation of concatenated Turbo and parity-check product codes," IEICE Trans. Commun., vol. E85-B, no. 7, pp. 1231-1238, July 2002.
22 S. Gounai and T. Ohtsuki, "Decoding algorithms based on oscillation for low-density parity check codes," IEICE Trans. Fundamentals, vol. E-88A, no. 8, pp. 2216-2226, Aug. 2005.
23 D. MacKay and R. M. Neal, "Near Shannon limit performance of lowdensity parity-check codes," Elec. Lett., vol. 32, no. 18, pp. 1645-1646, Aug. 1996.   DOI