1 |
http://en.wikipedia.org/wiki/Avionics.
|
2 |
A. R. Inc., "Arinc specification 429," 2001.
|
3 |
L. Liu and L. Zhang, "Research of method for testing arinc429 bus," in Proc. CCDC, May 2010, pp. 2203-2208.
|
4 |
http://en.wikipedia.org/wiki/MIL-STD-1553.
|
5 |
ARINC664, "Aircraft data network part 7: Deterministic networks," 2003.
|
6 |
H. Kopetz and G. Grunsteidl, "Ttp - a time-triggered protocol for faulttolerant real-time systems," in Proc. FTCS, June 1993, pp. 524-533.
|
7 |
J. Yao et al., "Optimal bandwidth allocation for non-critical traffics in afdx network," in Proc. ICIEA, July 2012, pp. 1727-1733.
|
8 |
A. Jouy, J. Yao, and G. Zhu, "Optimal bandwidth allocation with dynamic multi-path routing for non-critical traffic in afdx networks," in Proc. ICPADS, Dec. 2014, pp. 1-8.
|
9 |
G. F. Embedded, "Afdx/arinc 664 protocol tutorial," 2007.
|
10 |
J. Li et al., "Performance enhancement and optimized analysis of the worst case end-to-end delay for afdx networks," in Proc. IEEE GREENCOM, Nov. 2012, pp. 301-310.
|
11 |
J. Yao and G. Zhu, "System-level scheduling of mixed-criticality traffics in avionics networks," in Proc. ICPADS, Dec. 2013, pp. 440-441.
|
12 |
R. Hanxleden and E. Gambardella, "Afdx redundancy management," Feb. 2001.
|
13 |
J. Taubrich and R. Hanxleden, "Formal specification and analysis of afdx redundancy management algorithms," LNCS, vol. 4680, pp. 436-450, Springer Berlin Heidelberg, 2007.
|
14 |
H. Charara et al., "Methods for bounding end-to-end delays on an afdx network," in Proc. ECRTS, 2006, pp. 193-202.
|
15 |
X. Ji et al., "Analysis of deterministic endto- end delay in multi-hop afdx avionics network system," in Proc. PECCS, 2011, pp. 434-440.
|
16 |
H. Bauer, J.-L. Scharbarg, and C. Fraboul, "Improving the worstcase delay analysis of an afdx network using an optimized trajectory approach," IEEE Trans. Ind. Informat., vol. 6, pp. 521-533, Nov. 2010.
DOI
|
17 |
J.-Y. Le Boudec and P. Thiran, Network Calculus: A Theory of Deterministic Queuing Systems for the Internet. Berlin, Heidelberg: Springer-Verlag, 2001.
|
18 |
P. Newman, "Atm technology for corporate networks," IEEE Commun. Mag., vol. 30, pp. 90-101, Apr. 1992.
|
19 |
R. Y. Awdeh and H. T. Mouftah, "Survey of atm switch architectures," Comput. Netw. ISDN Syst., vol. 27, pp. 1567-1613, Nov. 1995.
DOI
|
20 |
J. Garcia-Haro and A. Jajszczyk, "Atm shared-memory switching architectures," IEEE Network, vol. 8, pp. 18-26, July-Aug. 1994.
|
21 |
Y. Oie et al., "Survey of switching techniques in high-speed networks and their performance," in Proc. IEEE INFOCOM, vol. 3, June 1990, pp. 1242-1251.
|
22 |
H. Ahmadi andW. Denzel, "A survey of modern high-performance switching techniques," IEEE J. Sel. Areas Commun., vol. 7, pp. 1091-1103, Sept. 1989.
DOI
|
23 |
M. Karol, M. Hluchyj, and S. Morgan, "Input versus output queueing on a space-division packet switch," IEEE Trans. Commun., vol. 35, pp. 1347-1356, Dec. 1987.
DOI
|
24 |
S. Liew and K. Lu, "Comparison of buffering strategies for asymmetric packet switch modules," IEEE J. Sel. Areas Commun., vol. 9, pp. 428-438, Apr. 1991.
DOI
|
25 |
R. Rooholamini, V. Cherkassky, and M. Garver, "Finding the right atm switch for the market," Computer, vol. 27, pp. 16-28, Apr. 1994.
DOI
|
26 |
E. Zegura, "Architectures for atm switching systems," IEEE Commun. Mag., vol. 31, pp. 28-37, Feb. 1993.
|
27 |
A. Pattavina, "Nonblocking architectures for atm switching," IEEE Commun. Mag., vol. 31, pp. 38-48, Feb. 1993.
|
28 |
P. Barri and J. Goubert, "Implementation of a 16 to 16 switching element for atm exchanges," in Proc. IEEE GLOBECOM, vol. 3, Dec. 1990, pp. 1615-1627.
|
29 |
W. Fischer et al., "A scalable atm switching system architecture," IEEE J. Sel. Areas Commun., vol. 9, pp. 1299-1307, Oct. 1991.
DOI
|
30 |
M. De Prycker and M. De Somer, "Performance of a service independent switching network with distributed control,"IEEE J. Sel. Areas Commun., vol. 5, pp. 1293-1301, Oct. 1987.
DOI
|
31 |
H. Kuwahara et al., "A shared buffer memory switch for an atm exchange," in Proc. IEEE ICC, vol. 1, June 1989, pp. 118-122.
|
32 |
T. Kozaki et al., "3232 shared buffer type atm switch vlsis for bisdn," in Proc. IEEE ICC, vol. 2, June 1991, pp. 711-715.
|
33 |
N. Endo et al., "Shared buffer memory switch for an atm exchange," IEEE Trans. Commun., vol. 41, pp. 237-245, Jan. 1993.
DOI
|
34 |
Y. Shobatake et al., "A one-chip scalable 88 atm switch lsi employing shared buffer architecture," IEEE J. Sel. Areas Commun., vol. 9, pp. 1248-1254, Oct. 1991.
DOI
|
35 |
J. Hennessy, D. Patterson, and A. Arpaci-Dusseau, Computer Architecture: A Quantitative Approach. The Morgan Kaufmann Series in Computer Architecture and Design, Morgan Kaufmann, 2007.
|
36 |
D. Gross et al., Fundamentals of Queueing Theory. Wiley Series in Probability and Statistics, Wiley, 2011.
|
37 |
A. Choudhury and E. Hahne, "Buffer management in a hierarchical shared memory switch," in Proc. IEEE INFOCOM, vol. 3, June 1994, pp. 1410-1419.
|
38 |
M. Hluchyj and M. Karol, "Queueing in high-performance packet switching," IEEE J. Sel. Areas Commun., vol. 6, pp. 1587-1597, Dec. 1988.
DOI
|
39 |
J. Lee et al., "Using OPNET with satcom planning," in Proc. MILCOM, Oct. 2010, pp. 541-546
|
40 |
TTTech, "Ttethernet - a powerful network solution for all purposes," Marketing whitepaper. TTTech Computertechnik AG. 2009., Retrieved June 9, 2011.
|
41 |
J. Causey and H. Kim, "Comparison of buffer allocation schemes in atm switches: complete sharing, partial sharing, and dedicated allocation," in Proc. IEEE ICC, vol. 2, May 1994, pp. 1164-1168.
|
42 |
J. Li, L. Zheng, and J. Yao, "Afdx based avionic data bus architecture design and analysis," in Proc. ISADS, Mar. 2009, p. 1.
|
43 |
T. Banniza et al., "Design and technology aspects of vlsis for atm switches," IEEE J. Sel. Areas Commun., vol. 9, pp. 1255-1264, Oct. 1991.
DOI
|