1 |
P. Zhou, B. Zhao, J. Yang, and Y.-T. Zhang, "A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology," Computer Architecture News, vol. 37, issue 3, pp. 14-23, 2009. DOI: 10.1145/1555754.1555759
DOI
|
2 |
B. Lee, P. Zhou, J. Yang, Y. Zhang, B. Zhao, E. Ipek, O. Mutlu, D. Burger, "Phase-Change Technology and the Future of Main Memory," IEEE Micro vol. 30, issue 1, pp. 143-143, 2010. DOI: 10.1109/MM.2010.24
DOI
|
3 |
J. Hu, C. Xue,W. Tseng, Q. Zhuge and E. H.-M. Sha, "Minimizing Write Activities to Non-volatile Memory via Scheduling and Recomputation," in Proc. 8th IEEE Symposium on Application Specific Processors, pp. 7-12, 2010. DOI: 10.1109/SASP.2010.5521139
|
4 |
J. Hu, C. Xue, W. Tseng, Y. He, M. Qiu and E. H.-M. Sha, "Reducing Write Activities on Non-volatile Memories in Embedded CMPs via Data Migration and Recomputation," in Proceedings 47th IEEE/ACM Design Automation Conference, pp. 350-355, 2010. DOI: 10.1145/1837274.1837363
|
5 |
L. Shi, C. Xue, J. Hu, W. Tseng and E. H.-M. Sha, "Write Activity Reduction on Flash Main Memory via Smart Victim Cache," in Proceedings ACM/IEEE 20th Great Lakes Symposium on VLSI, pp. 91-94, 2010. DOI: 10.1145/1785481.1785503
|
6 |
C. H. Gebotys, "Low Energy Memory and Register Allocation Using Network Flow," in Proceedings of the 34th Annual Design Automation Conference, pp. 435-440, 1997. DOI: 10.1145/266021.266192
|
7 |
Hyungmin Cho, Bernhard Egger, Jaejin Lee, Heonshik Shin, "Dynamic data scratchpad memory management for a memory subsystem with an MMU," in Proc. of ACM LCTES, pp. 13-15, 2007. DOI: 10.1145/1254766.1254804
|
8 |
S. Kang and A. G. Dean, "Leveraging both data cache and scratchpad memory through synergetic data allocation," in Proc. of IEEE Real-Time and Embedded Technology and Applications Symposium, pp. 119-128, 2012 DOI: 10.1109/RTAS.2012.22
|