Linearized Transistor Model Based Automated Biasing Scheme for Analog Integrated Circuits |
Lacek, Matthew
(Department of Electrical and Computer Engineering, The University of Akron)
Nahra, Daniel (Department of Electrical and Computer Engineering, The University of Akron) Roter, Ben (Department of Electrical and Computer Engineering, The University of Akron) Lee, Kye-Shin (Department of Electrical and Computer Engineering, The University of Akron) |
1 | L. Ferreira, T. C. Pimenta, and R. L. Moreno, "An ultra low-voltage ultra low-power CMOS Miller OTA with rail-to-rail input/output swing," IEEE Trans. Cir. Syst. II - Express Briefs, vol. 54, no. 10, pp. 843-847, Oct. 2007. DOI |
2 | Z. Hoseini, K. S. Lee, and B. G. Kim, "Macro modeling approach for semi-digital smart integrated circuits," in Lecture Notes for Frontier and Innovation in Future Computing and Communications, Springer, Jan. 2014, pp. 289-296. |
3 | S. J. Lee, K. S. Lee, and B. G. Kim, "Binary image based fast DoG filter using zero-dimensional convolution and state machine LUTs," Journal of Multimedia Information System, vol. 5, no. 2, pp. 131-138, Jun. 2018. DOI |
4 | J. Ou and P. M. Ferreira, "Implications of small geometry effects on gm/ID based design methodology for analog circuits," IEEE Trans. Cir. and Syst. II - Express Briefs, vol. 66, no. 1, pp. 81-85, Jan. 2019. |
5 | B. Razavi, Design of Analog CMOS Integrated Circuits. NewYork, NY: McGraw-Hill Companies Inc., 2001. |
6 | P. Toledo, R. Rubino, F. Musolino, and P. Crovetti, "Rethinking analog integrated circuits in digital terms: A new design concept for the IoT era," IEEE Trans. Cir. Sys II Express Briefs, vol. 68, no. 3, pp. 816-822, Mar. 2021. |
7 | P. Jalas and T. Rahkonen, "Estimating the impact of methodology on analog integrated circuit design time," IEEE Design and Test, vol. 34, no. 1, pp. 35-46, Jan. 2017. DOI |